捷多邦,专业PCB打样工厂,24小时**為NZ4G**TLPH1612 1<mark>8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE</mark> UNIVERSAL BUS TRANSCEIVER

SCES287D-OCTOBER 1999-REVISED MAY 2005

FEATURES

www.ti.com

- Member of the Texas Instruments Widebus™
 Family
- UBT[™] Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes
- TI-OPC™ Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC[™] Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTLP Outputs (100 mA)
- LVTTL Outputs (-24 mA/24 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DGG	PAC	KAGE
(TO	P VI	EW)

	1				
OEAB		1	\cup	64	CEAB
LEAB		2		63	CLKAB
A1		3		62] B1
A2		4		61] B2
GND		5		60	GND
A3		6		59] B3
V_{CC}		7		58	BIAS V _{CC}
A4		8		57] B4
A5		9		56] B5
GND		10		55	GND
A6		11		54] B6
A7		12		53	B7
A8		13		52] B8
GND		14		51	GND
A9		15		50	B9
V _{CC}		16		49	_ ~~
A10	Ц	17		48	B10
GND		18		47] GND
A11	Ц	19		46	B11
A12	\neg	20			B12
GND		21		44] GND
A13		22		43	B13
A14	Ц	23		42	B14
GND		24		41	GND
A15		25		40	B15
V _{CC}		26		39	V_{REF}
A16		27		38	B16
ERC		28		37] GND
A17		29		36	B17
A18		30		35	B18
OEBA		31		34	CLKBA
LEBA	4	32		33	CEBA

DESCRIPTION

The SN74GTLPH1612 is a high-drive, 18-bit UBTTM transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, or clock-enabled modes of data transfer. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OECTM circuitry, and TI-OPCTMcircuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω.

GTLP is the Texas Instruments (TITM) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH1612 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$) or GTLP ($V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$) signal levels.

PDPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES287D-OCTOBER 1999-REVISED MAY 2005



DESCRIPTION (CONTINUED)

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control ($\overline{\text{ERC}}$). Changing the $\overline{\text{ERC}}$ input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry is provided to hold unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74GTLPH1612DGGR	GTLPH1612	

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SCES287D-OCTOBER 1999-REVISED MAY 2005

FUNCTIONAL DESCRIPTION

The SN74GTLPH1612 is a high-drive (100 mA), 18-bit UBT transceiver containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, clocked, or clock-enabled modes and can replace any of the functions shown in Table 1. Data polarity is noninverting.

Table 1. SN74GTLPH1612 UBT Transceiver Replacement Functions

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825
Latched transceiver	'543			'16543	'16472
Latch	'373, '573	'843	'841	'16373	'16843
Registered transceiver	'646, '652			'16646, '16652	'16474
Flip-flop	'374, '574		'821	'16374	
Standard UBT					'16500, '16501
Universal bus driver					'16835
Registered transceiver with clock enable	'2952			'16470, '16952	
Flip-flop with clock enable	'377	'823			'16823
Standard UBT with clock enable					'16600, '16601
SN74G	TLPH1612 UBT transce	iver replace	es all above	functions	

Data flow in each direction is controlled by the clock enables (CEAB and CEBA), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA), and output enables (OEAB and OEBA). CEAB and CEBA and OEBA and OEBA control the 18 bits of data for the A-to-B and B-to-A directions, respectively.

For A-to-B data flow, when \overline{CEAB} is low, the device operates on the low-to-high transition of CLKAB for the flip-flop and on the high-to-low transition of LEAB for the latch path, i.e., if \overline{CEAB} and LEAB are low, the A data is latched, regardless of the state of CLKAB (high or low) and if LEAB is high, the device is in transparent mode. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to that of A to B, except that CEBA, OEBA, LEBA, and CLKBA are used.

FUNCTION TABLES

OUTPUT ENABLE(1)

	INPUTS					MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
X	Н	Χ	Χ	X	Z	Isolation
L	L	L	Н	Х	B ₀ ⁽²⁾	Latebad storage of A data
L	L	L	L	X	B ₀ ⁽³⁾	Latched storage of A data
X	L	Н	Χ	L	L	True transparent
X	L	Н	Χ	Н	Н	True transparent
L	L	L	↑	L	L	Clocked storege of A data
L	L	L	\uparrow	Н	Н	Clocked storage of A data
Н	L	L	Х	Х	B ₀ ⁽³⁾	Clock inhibit


- (1) A-to-B data flow is shown: B-to-A data flow is similar, but uses CEBA, OEBA, LEBA, and CLKBA. The condition when OEAB and OEBA are both low at the same time is not recommended.
- (2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low
- (3) Output level before the indicated steady-state input conditions were established



B-PORT EDGE-RATE CONTROL (ERC)

INPU'	OUTPUT		
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE	
L	GND	Slow	
Н	V _{CC}	Fast	

LOGIC DIAGRAM (POSITIVE LOGIC)





SCES287D-OCTOBER 1999-REVISED MAY 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC} BIAS V _{CC}	Supply voltage range		-0.5	4.6	V
V	In a standard reserve (2)	A-port, ERC, and control inputs	-0.5	7	
VI	Input voltage range (2)	B port and V _{REF}	-0.5	4.6	V
	Voltage range applied to any output in the	A port	-0.5	7 V	
Vo	high-impedance or power-off state (2)	B port	-0.5	4.6	V
	Current into any autout in the law state	A port		48	A
10	Current into any output in the low state	B port		200	mA
I _O	Current into any A-port output in the high sta	te ⁽³⁾		48	mA
	Continuous current through each V _{CC} or GN	D		±100	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾		55	°C/W	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 ⁽³⁾ This current flows only when the output is in the high state and V_O > V_{CC}.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.



SCES287D-OCTOBER 1999-REVISED MAY 2005

Recommended Operating Conditions (1)(2)(3)(4)

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
V	Termination valtage	GTL	1.14	1.2	1.26	V
V _{TT}	Termination voltage	GTLP	1.35	1.5	1.65	V
V	Poforonoo voltago	GTL	0.74	0.8	0.87	V
V_{REF}	Reference voltage	GTLP	0.87	1	1.1	V
M	land traite as	B port			V_{TT}	V
VI	Input voltage	Except B port		V _{CC}	5.5	V
		B port	V _{REF} + 0.05			
V _{IH}	High-level input voltage	ERC	V _{CC} - 0.6	V _{CC}	5.5	V
		Except B port and ERC	2			
		B port			V _{REF} - 0.05	
V _{IL}	Low-level input voltage	ERC		GND	0.6	V
		Except B port and ERC			0.8	
I _{IK}	Input clamp current				-18	mA
I _{OH}	High-level output current	A port			-24	mA
	Lauren autoria arresta	A port			24	4
I _{OL}	Low-level output current	B port			100	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		20			μs/V
T _A	Operating free-air temperature		-40		85	°C

- All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
- (2) Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
- (3) V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
- (4) V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.



SCES287D-OCTOBER 1999-REVISED MAY 2005

Electrical Characteristics

over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	$I_{OH} = -100 \mu A$	V _{CC} - 0.2			
V_{OH}	A port	V _{CC} = 3.15 V	$I_{OH} = -12 \text{ mA}$	2.4			V
			$I_{OH} = -24 \text{ mA}$	2			
		V _{CC} = 3.15 V to 3.45 V,	I _{OL} = 100 μA			0.2	
	A port	V 245 V	I _{OL} = 12 mA			0.4	
V		V _{CC} = 3.15 V	$I_{OL} = 24 \text{ mA}$			0.5	V
V_{OL}			$I_{OL} = 10 \text{ mA}$			0.2	V
	B port	S port $V_{CC} = 3.15 \text{ V}$	I _{OL} = 64 mA			0.4	
		I _{OL} = 100 mA			0.55		
I _I	Control inputs	V _{CC} = 3.45 V,	V _I = 0 or 5.5 V			±10	μΑ
1 (2)	A port	V 2.45 V	$V_O = V_{CC}$			10	^
I _{OZH} ⁽²⁾	B port	V _{CC} = 3.45 V	V _O = 1.5 V			10	μΑ
I _{OZL} ⁽²⁾	A and B ports	V _{CC} = 3.45 V,	V _O = GND			-10	μΑ
I _{BHL} (3)	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μΑ
I _{BHH} ⁽⁴⁾	A port	$V_{CC} = 3.15 \text{ V},$	$V_I = 2 V$	-75			μΑ
I _{BHLO} ⁽⁵⁾	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to V_{CC}	500			μΑ
I _{BHHO} ⁽⁶⁾	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to V_{CC}	-500			μΑ
		$V_{CC} = 3.45 \text{ V}, I_{C} = 0,$	Outputs high			45	
I _{CC}	A or B port	V_{I} (A-port or control input) = V_{CC} or GND,	Outputs low			45	mA
		V_I (B port) = V_{TT} or GND	Outputs disabled			45	
$\Delta I_{CC}^{(7)}$		V_{CC} = 3.45 V, One A-port or control input at V_{CC} Other A-port or control inputs at V_{CC} or GND	– 0.6 V,			1.5	mA
C _i	Control inputs	V _I = 3.15 V or 0			4	5.5	pF
C	A port	V _O = 3.15 V or 0			6.5	8	n.E
C _{io}	B port	V _O = 1.5 V or 0			9.5	11.5	pF

- All typical values are at V_{CC} = 3.3 V, T_A = 25°C. For I/O ports, the parameters I_{OZH} and I_{OZL} include the input leakage current. The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.
- The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to VIHmin.
- An external driver must source at least I_{BHLO} to switch this node from low to high.
- An external driver must sink at least I_{BHHO} to switch this node from high to low.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Hot-Insertion Specifications for A Port

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS				
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V		10	μΑ
I _{OZPU}	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ
I _{OZPD}	$V_{CC} = 1.5 \text{ V to 0},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ



SCES287D-OCTOBER 1999-REVISED MAY 2005

Live-Insertion Specifications for B Port

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		10	μΑ
I _{OZPU}	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$,	$V_O = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
I _{OZPD}	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$,	$V_O = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
I (DIACA)	V _{CC} = 0 to 3.15 V	DIAC \/ 2.45 \/ to 2.45 \/	\/ (D = a = t)		5	mA
I _{CC} (BIAS V _{CC})	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	V _O (Β ροπ) = 0 το 1.5 V	10 ±30 ±30	μΑ	
Vo	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3 \text{ V}$,	I _O = 0	0.95	1.05	V
Io	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	V _O (B port) = 0.6 V	-1		μΑ

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (normal mode) (unless otherwise noted)

			MIN	MAX	UNIT		
f _{clock}	Clock frequency			175	MHz		
	Dulas duration	LEAB or LEBA high	3				
t _w	Pulse duration	CLKAB or CLKBA high or low	3		ns		
		A before CLKAB↑	2.2				
		B before CLKBA↑	2.4				
	Catura times	A before LEAB↓, CLK = Don't care	1.8				
t _{su}	Setup time	B before LEBA↓, CLK = Don't care	2.1		ns		
		CEAB before CLKAB↑	1.5				
		CEBA before CLKBA↑	1.5				
		A after CLKAB↑	0.7				
		B after CLKBA↑	0.5				
	Halden	A after LEAB↓, CLK = Don't care	1.2				
t _h	Hold time	B after LEBA↓, CLK = Don't care	0.9		ns		
		CEAB after CLKAB↑	1.5				
		CEBA after CLKBA↑	1.5				



SCES287D-OCTOBER 1999-REVISED MAY 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (normal mode) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT	
f _{max}				175			MHz	
t _{PLH}	А	В	Clour	4.2	5.6	7.1	ns	
t _{PHL}	A	Б	Slow	3	4.4	6.3		
t _{PLH}	А	В	Fast	3	4.3	5.7	ns	
t _{PHL}	Λ	В	i asi	2.6	3.8	5.3		
t _{PLH}	LEAB	В	Slow	4.6	6.1	7.7	ns	
t _{PHL}	LLAD	В	Slow	3.3	4.7	6.5		
t _{PLH}	LEAB	В	Fast	3.4	4.8	6.2	ns	
t _{PHL}	LLAD	В	rasi	3	4.2	5.7		
t _{PLH}	CLKAB	В	Slow	4.7	6.2	7.7	ns	
t _{PHL}	CLNAD	В	Slow	3.2	4.7	6.4		
t _{PLH}	CLKAB	В	Fast	3.5	4.9	6.2	ns	
t _{PHL}	CLNAD	Б	rasi	2.9	4.2	5.6		
t _{en}	OEAB	В	Slow	3	4.6	6.5	ns	
t _{dis}	OLAB			4.6	6	7.5		
t _{en}	OEAB	В	Fast	2.7	4.1	5.6	ne	
t _{dis}	OEAB	Б	rasi	3.4	4.8	6.2		
•	Rise time, B outputs (20% to 80%)		Slow		2.5		ne	
t _r	Rise time, b outp	uis (20% to 60%)	Fast		1.3		ns	
•	Fall time R outpu	uts (80% to 20%)	Slow		3.3		ne	
t _f	raii tiirie, b outpt	uis (60 % to 20 %)	Fast		2.5		ns	
t _{PLH}	В	А		1.3	2.9	4.6	no	
t _{PHL}	Ь	A		1.6	3	4.2	ns	
t _{PLH}	LEBA	А		1.5	3.2	4.6	ns	
t _{PHL}	LLDA	A		1.5	3	3.9	110	
t _{PLH}	CLKBA	А		1.5	3.3	4.8	ns	
t _{PHL}	OLNDA	^		1.5	3	4.2	115	
t _{en}	OEBA A			1.2	2.5	5	ne	
t _{dis}	UEDA	А		2.3	3.8	5.5	ns	

⁽¹⁾ Slow (\overline{ERC} = GND) and Fast (\overline{ERC} = V_{CC}) (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCES287D-OCTOBER 1999-REVISED MAY 2005



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, $Z_O = 50 \Omega$, $t_f \approx 2$ ns, $t_f \approx 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

SCES287D-OCTOBER 1999-REVISED MAY 2005

Distributed-Load Backplane Switching Characteristics

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. High-Drive Test Backplane




Figure 3. High-Drive RLC Network



SCES287D-OCTOBER 1999-REVISED MAY 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $\rm V_{TT}$ = 1.5 V and $\rm V_{REF}$ = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE ⁽¹⁾	TYP ⁽²⁾	UNIT	
t _{PLH}	۸	В	Slow	5.3	ns	
t _{PHL}	Α	Ь	Slow	5.3		
t _{PLH}	Α	В	Fast	4	ns	
t _{PHL}	^	D	i ast	4		
t _{PLH}	LEAB	В	Slow	5.2	ns	
t _{PHL}	LLAD	J	Clow	5.2		
t _{PLH}	LEAB	В	Fast	3.9	ns	
t _{PHL}	LLAD	J J	i ast	3.9		
t _{PLH}	CLK	В	Slow	5.5		
t _{PHL}	OLIX	J J		5.5		
t _{PLH}	CLK	В	Fast	4.3	ns	
t _{PHL}	OLIX	J J	i ast	4.3		
t _{en}	OEAB	В	Slow	5.7	ns	
t _{dis}	OLAB	J J	Slow	4.3		
t _{en}	OEAB	В	Fast	4.3	ns	
t _{dis}	OLAD	J	1 431	3.8		
t _r	Rise time, B outp	Slow	2	ns		
	Nise time, b outp	Fast	1.2			
4	Fall time B outp	uts (80% to 20%)	Slow	2.5	ns	
t _f	i all time, b outp	uts (00 /0 to 20 /0)	Fast	1.8	113	

⁽¹⁾ Slow ($\overline{\text{ERC}} = \text{GND}$) and Fast ($\overline{\text{ERC}} = \text{V}_{\text{CC}}$)
(2) All typical values are at $\text{V}_{\text{CC}} = 3.3 \text{ V}$, $\text{T}_{\text{A}} = 25^{\circ}\text{C}$. All values are derived from Ti-SPICE models.



PACKAGE OPTION ADDENDUM

6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74GTLPH1612DGGRE4	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLPH1612DGGR	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265