

OBSOLETE PRODUCT
NO RECOMMENDED REPLACEMENT
contact our Technical Support Center at
1-888-INTERSIL or www.intersil.com/tsc

捷多邦,专业PCB打样工厂,24小时加急出货 **HA-5177/883**

November 2004

Ultra Low Offset Voltage Operational Amplifier

Features

•	This Circuit is Processed in Accordance to MIL-STD-
	883 and is Fully Conformant Under the Provisions of
	Paragraph 1.2.1.

•	Low Offset Voltage	 		 	٠.	60μV (Max)
						10 μ V (Typ)

- Low Offset Voltage Drift 0.6μV/°C (Max) 0.1μV/°C (Typ)

- Low Noise......11nV/√Hz (Max) 9nV/√Hz (Typ)
- Wide Gain Bandwidth Product 2MHz (Min)
- Unity Gain Stable

Applications

- High Gain Instrumentation Amplifiers
- Precision Control Systems
- · Precision Integrators
- High Resolution Data Converters
- Precision Threshold Detectors
- Low Level Transducer Amplifiers

Description

The HA-5177/883 is a monolithic, all bipolar, precision operational amplifier, utilizing Intersil Dielectric Isolation and advance processing techniques. This design features a combination of precision input characteristics, wide gain bandwidth (2MHz) and high speed (0.5V/µs min) and is an improved version of the HA-5135/883.


The HA-5177/883 uses advanced matching techniques and laser trimming to produce low offset voltage $(10\mu V typ, 60\mu V max)$ and low offset voltage drift $(0.1\mu V/^{\circ}C typ, 0.6\mu V/^{\circ}C max)$. This design also features low voltage noise $(9nV/\sqrt{Hz} typ)$, Low current noise $(0.32pA/\sqrt{Hz} typ)$, nanoamp input currents, and 126dB minimum gain.

These outstanding features along with high CMRR (140dB typ, 110dB min) and high PSRR (135dB typ, 110dB min) make this unity gain stable amplifier ideal for high resolution data acquisition systems, precision integrators, and low level transducer amplifiers.

Part Number Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA4-5177/883	-55°C to +125°C	20 Lead Ceramic LCC

Pinout





Absolute Maximum Ratings

Thermal Information

Voltage Between V+ and V- Terminals	s44V	Thermal Resistance
Differential Input Voltage (Note 1)		Ceramic LCC Pa
Voltage at Either Input Terminal	V+ to V-	Package Power Di
Input Current	25mA	Ceramic LCC Pa
Output Current	Full Short Circuit Protection	Package Power Di
Junction Temperature (T _J)	+175°C	Ceramic LCC Pa
Storage Temperature Range	65°C to +150°C	
ESD Rating	<2000V	
Lead Temperature (Soldering 10s)	+300°C	

Thermal Resistance	$\theta_{\sf JA}$	
Ceramic LCC Package	80°C/W	28°C/W
Package Power Dissipation Limit at +75°C for	$T_{J} \le +175^{\circ}$	С
Ceramic LCC Package		1.54W
Package Power Dissipation Derating Factor Al	oove +75°C	
Ceramic LCC Package	1	5.4mW/°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Operating Conditions

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: $V_{SUPPLY} = \pm 15V$, $R_{SOURCE} = 50\Omega$, $R_{LOAD} = 100k\Omega$, $V_{OUT} = 0V$, Unless Otherwise Specified.

		GRO	GROUP A		LIN			
PARAMETERS	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS	
Input Offset Voltage	V_{IO}	$V_{CM} = 0V$	1	+25°C	-60	60	μV	
			2, 3	+125°C, -55°C	-100	100	μV	
Input Bias Current	Ι _Β	$V_{CM} = 0V$,	1	+25°C	-6	6	nA	
		$R_{S} = 10k\Omega, 50\Omega$ $\left(\frac{\left + B + \left - B \right }{2}\right)$	2, 3	+125°C, -55°C	-8	8	nA	
Input Offset Current	I _{IO}	$V_{CM} = 0V$,	1	+25°C	-6	6	nA	
		$+R_S = 10kΩ,$ $-R_S = 10kΩ$	2, 3	+125°C, -55°C	-8	8	nA	
Common Mode	+CMR	V+ = +3V, V- = -27V	1	+25°C	12	-	V	
Range			2, 3	+125°C, -55°C	12	-	V	
	-CMR	V+ = +27V, V- = -3V	1	+25°C	-	-12	V	
			2, 3	+125°C, -55°C	-	-12	V	
Large Signal Voltage	+A _{VOL}	$V_{OUT} = 0V$ and +10V,	4	+25°C	126	-	dB	
Gain		$R_L = 2k\Omega$	5, 6	+125°C, -55°C	120	-	dB	
	-A _{VOL}	$V_{OUT} = 0V$ and -10V, $R_L = 2k\Omega$	4	+25°C	126	-	dB	
			5, 6	+125°C, -55°C	120	-	dB	
Common Mode	+CMRR		$\Delta V_{CM} = 10V$,	1	+25°C	116	-	dB
Rejection Ratio		V+ = +5V, V- = - 25V, V _{OUT} = -10	2, 3	+125°C, -55°C	110	-	dB	
	-CMRR	$\Delta V_{CM} = 10V$,	1	+25°C	116	-	dB	
		V+ = +25V, V- = - 5V, V _{OUT} = +10	2, 3	+125°C, -55°C	110	-	dB	
Output Voltage	+V _{OUT1}	$R_L = 2k\Omega$	4	+25°C	12	-	V	
Swing			5, 6	+125°C, -55°C	12	-	V	
	-V _{OUT1}	$R_L = 2k\Omega$	4	+25°C	-	-12	V	
			5, 6	+125°C, -55°C	-	-12	V	
	+V _{OUT2}	$R_L = 600\Omega$	4	+25°C	10	-	V	
	-V _{OUT2}	$R_L = 600\Omega$	4	+25°C	-	-10	V	

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

Device Tested at: $V_{SUPPLY} = \pm 15 \text{V}$, $R_{SOURCE} = 50 \Omega$, $R_{LOAD} = 100 \text{k}\Omega$, $V_{OUT} = 0 \text{V}$, Unless Otherwise Specified.

			GROUP A		LIM	MITS	
PARAMETERS	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Output Current	+l _{out}	V _{OUT} = -10V	4	+25°C	15	-	mA
			5, 6	+125°C, -55°C	15	-	mA
	-I _{OUT}	V _{OUT} = +10V	4	+25°C	-	-15	mA
			5, 6	+125°C, -55°C	-	-15	mA
Quiescent Power Supply Current	+I _{CC}	V _{OUT} = 0V, I _{OUT} =	1	+25°C	-	1.7	mA
		0mA	2, 3	+125°C, -55°C	-	1.7	mA
	-I _{CC}	V _{OUT} = 0V, I _{OUT} =	1	+25°C	-1.7	-	mA
		0mA	2, 3	+125°C, -55°C	-1.7	-	mA
Power Supply	+PSRR	$\Delta V_{SUP} = 15V$,	1	+25°C	110	-	dB
Rejection Ratio		V+ = +5V, V- = - 15V, V+ = +20V, V- = - 15V	2, 3	+125°C, -55°C	110	-	dB
	-PSRR	$\Delta V_{SUP} = 15V$,	1	+25°C	110	-	dB
		V+ = +15V, V- = - 5V, V+ = +15V, V- = - 20V	2, 3	+125°C, -55°C	110	-	dB
Offset Voltage	+V _{IO} Adj	Note 2	1	+25°C	0.3	-	mV
Adjustment			2, 3	+125°C, -55°C	0.3	-	mV
	-V _{IO} Adj	Note 2	1	+25°C	-	-0.3	mV
			2, 3	+125°C, -55°C	-	-0.3	mV

NOTES:

- 1. The input stage has series 500Ω resistors along with back to back diodes. This provides large differential input voltage protection for a slight increase in noise voltage.
- 2. This test is for functionality only to assure adjustment through 0V.

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: $V_{SUPPLY} = \pm 15V$, $R_{SOURCE} = 50\Omega$, $R_{LOAD} = 2k\Omega$, $C_{LOAD} = 50pF$, $A_{VCL} = +1V/V$, Unless Otherwise Specified.

			GROUP A		LIM	IITS	
PARAMETERS	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Slew Rate	+SR	V_{OUT} = -3V to +3V, V_{IN} S.R. \leq 25V/ μ s	7	+25°C	0.5	-	V/µs
	-SR	V_{OUT} = +3V to -3V, V_{IN} S.R. \leq 25V/ μ s	7	+25°C	0.5	-	V/µs
Rise and Fall Time	t _R	$V_{OUT} = 0 \text{ to } +200 \text{mV}$ $10\% \le T_R \le 90\%$	7	+25°C	-	420	ns
	t _F	$V_{OUT} = 0 \text{ to } -200 \text{mV}$ $10\% \le T_F \le 90\%$	7	+25°C	-	420	ns
Overshoot	+OS	$V_{OUT} = 0$ to +200mV	7	+25°C	-	40	%
	-OS	$V_{OUT} = 0 \text{ to } -200 \text{mV}$	7	+25°C	-	40	%

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Characterized at: $V_{SUPPLY} = \pm 15V$, $R_{LOAD} = 2k\Omega$, $C_{LOAD} = 50pF$, $A_V = +1V/V$, Unless Otherwise Specified.

					LIN	MITS	
PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Average Offset Voltage Drift	V _{IO} TC	V _{CM} = 0V	1	-55°C to +125°C	-	0.6	μV/ºC
Average Offset Current Drift	I _{IO} TC	Versus Temperature	1	-55°C to +125°C	-	40	pA/°C
Average Bias Current Drift	I _R TC	Versus Temperature	1	-55°C to +125°C	-	40	pA/°C
Differential Input Resistance	R _{IN}	V _{CM} = 0V	1	+25°C	20	-	ΜΩ
Low Frequency Peak-to-Peak Noise Voltage	E _{NP-P}	0.1Hz to 10Hz	1	+25°C	-	0.6	μV _{P-P}
Low Frequency Peak-to-Peak Noise Current	I _{NP-P}	0.1Hz to 10Hz	1	+25°C	-	45	pA _{P-P}
Input Noise Voltage	E _N	$R_S = 20\Omega$, $f_O = 10Hz$	1	+25°C	-	18	nV/√Hz
Density		$R_S = 20\Omega$, $f_O = 100Hz$	1	+25°C	-	13	nV/√Hz
		$R_S = 20\Omega$, $f_O = 1$ kHz	1	+25°C	-	11	nV/√Hz
Input Noise Current	I _N	$R_S = 2M\Omega$, $f_O = 10Hz$	1	+25°C	-	4	pA/√Hz
Density		$R_S = 2M\Omega$, $f_O = 100Hz$	1	+25°C	-	2.3	pA/√Hz
		$R_S = 2M\Omega$, $f_O = 1kHz$	1	+25°C	-	1	pA/√Hz
Gain Bandwidth Product	GBWP	$V_O = 100 \text{mV},$ $1 \text{Hz} \le f_O \le 100 \text{kHz}$	1	+25°C	2	-	MHz
Full Power Bandwidth	FPBW	V _{PEAK} = 10V	1, 2	+25°C	8	-	kHz
Minimum Closed Loop Stable Gain	CLSG	$R_L = 2k\Omega$, $C_L = 50pF$	1	-55°C to +125°C	+1	-	V/V
Settling Time	t _S	To 0.1% for a 10V Step	1	+25°C	-	15	μS
Output Resistance	R _{OUT}	Open Loop	1	+25°C	-	70	Ω
Power Consumption	PC	V _{OUT} = 0V, I _{OUT} = 0mA	1, 3	-55°C to +125°C	-	51	mW

NOTES:

- 1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested at final production. These parameters are lab characterized upon initial design release, or upon design changes. These parameters are guaranteed by characterization based upon data from multiple production runs which reflect lot to lot and within lot variation.
- 2. Full Power Bandwidth guarantee based on Slew Rate measurement using FPBW = Slew Rate/ $(2\pi V_{PEAK})$.
- 3. Power Consumption based upon Quiescent Supply Current test maximum. (No load on outputs.)

TABLE 4. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLES 1 AND 2)
Interim Electrical Parameters (Pre Burn-In)	1
Final Electrical Test Parameters	1 (Note 1), 2, 3, 4, 5, 6, 7
Group A Test Requirements	1, 2, 3, 4, 5, 6, 7
Groups C and D Endpoints	1

NOTE:

1. PDA applies to Subgroup 1 only.

Die Characteristics

DIE DIMENSIONS:

 $72 \times 103 \times 19 \text{ mils} \pm 1 \text{ mils}$ $1840 \times 2620 \times 483 \mu\text{m} \pm 25.4 \mu\text{m}$

METALLIZATION:

Type: Al, 1% Cu

Thickness: 16kÅ ± 2kÅ

GLASSIVATION:

Type: Nitride (Si3N4) over Silox (SIO2, 5% Phos.)

Silox Thickness: $12k\mathring{A} \pm 2k\mathring{A}$ Nitride Thickness: $3.5k\mathring{A} \pm 1.5k\mathring{A}$

WORST CASE CURRENT DENSITY:

 $6.0 \times 10^4 \text{A/cm}^2$

SUBSTRATE POTENTIAL (Powered Up): V-

TRANSISTOR COUNT: 71

PROCESS: Bipolar Dielectric Isolation

Metallization Mask Layout

HA-5177/883

BAL1 V+ OUT NC

BAL2

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withous notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com