查询HCT02供应商 捷多邦,专业PCB打样工厂SN与4件0口92,5SN74HCT02 **QUADRUPLE 2-INPUT POSITIVE-NOR GATES** SCLS065E - NOVEMBER 1988 - REVISED JULY 2003 Operating Voltage Range of 4.5 V to 5.5 V Typical t_{pd} = 10 ns **Outputs Can Drive Up To 10 LSTTL Loads** ±4-mA Output Drive at 5 V Low Power Consumption, 20-µA Max ICC Low Input Current of 1 µA Max Inputs Are TTL-Voltage Compatible SN54HCT02 ... J OR W PACKAGE SN54HCT02 ... FK PACKAGE SN74HCT02 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW) (TOP VIEW) 1Y 14 VCC 2 1 20 19 13 4Y 1A 4B 1B 18 1B 3 12 4B NC NC 17 2Y 4 11 AA 2Y 16 4A 6 2A 5 3Y 10 NC NC 15 2B 🛛 6 9 🛛 3B 2A 3Y 14 10 11 12 13 GND 7 8 🛛 3A

NC - No internal connection

UNE

3B

description/ordering information

These devices contain four independent 2-input NOR gates. They perform the Boolean function $Y = \overline{A} \bullet \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING				
	PDIP – N	Tube of 25	SN74HCT02N	SN74HCT02N				
		Tube of 50	SN74HCT02D					
	SOIC – D	Reel of 2500	SN74HCT02DR	HCT02				
-40°C to 85°C	77034	Reel of 250	SN74HCT02DT	1				
	SOP - NS	Reel of 2000	SN74HCT02NSR	HCT02				
	SSOP – DB	Reel of 2000	SN74HCT02DBR	HT02				
		Tube of 90	SN74HCT02PW					
	TSSOP – PW	Reel of 2000	SN74HCT02PWR	HT02				
		Reel of 250	SN74HCT02PWT	2 - 70				
	CDIP – J	Tube of 25	SNJ54HCT02J	SNJ54HCT02J				
–55°C to 125°C	CFP – W	Tube of 150	SNJ54HCT02W	SNJ54HCT02W				
	LCCC – FK	Tube of 55	SNJ54HCT02FK	SNJ54HCT02FK				

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN54HCT02, SN74HCT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS065E - NOVEMBER 1988 - REVISED JULY 2003

FUNCTION TABLE (each gate)							
INP	INPUTS OUTPUT						
Α	В	Y					
Н	Х	L					
Х	н	L					
L	L	Н					

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see	e Note 1)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})) (see Note 1)	±20 mA
Continuous output current, $I_{O}(V_{O} = 0 \text{ to } V_{CC})$.		
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 2): I	D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
	NS package	76°C/W
	PW package	113°C/W
Storage temperature range, T _{stg}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN	154HCT	02	SN	174HCT0)2	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	\$ 5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2	ľ.	2/2	2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$		R	0.8			0.8	V
VI	Input voltage		0	1	VCC	0		VCC	V
VO	Output voltage		0	5	Vcc	0		VCC	V
$\Delta t/\Delta v$	Input transition rise/fall time		0	<u> </u>	500			500	ns
ТА	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54HCT02, SN74HCT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS065E - NOVEMBER 1988 - REVISED JULY 2003

T_A = 25°C SN54HCT02 SN74HCT02 PARAMETER **TEST CONDITIONS** UNIT V_{CC} MIN TYP MAX MIN MAX MIN MAX $I_{OH} = -20 \ \mu A$ 4.4 4.499 4.4 4.4 $V_I = V_{IH} \text{ or } V_{IL}$ 4.5 V V Vон $I_{OH} = -4 \text{ mA}$ 3.98 4.3 3.7 3.84 I_{OL} = 20 μA 0.1 0.001 0.1 0.1 V VOL $V_I = V_{IH} \text{ or } V_{IL}$ 4.5 V $I_{OL} = 4 \text{ mA}$ 0.17 0.26 0.4 0.33 ±100 ±1000 ±1000 5.5 V Ιį. VI = VCC or 0±0.1 nA 2 5.5 V 40 20 ICC $V_I = V_{CC} \text{ or } 0,$ IO = 0μΑ One input at 0.5 V or 2.4 V, 5.5 V 2.4 3 2.9 ∆lcc† 1.4 mΑ Other inputs at 0 or V_{CC} 4.5 V 3 10 pF Ci 10 10 to 5.5 V

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vee	Τį	λ = 25°C	;	SN54HCT02	SN74HCT02	UNIT
FARAWETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
.	t _{pd} A or B	Y	4.5 V		11	20	30	25	20
чрd			I		5.5 V		10	18	27
	Y	Y	4.5 V		9	15	22	19	20
Ч Ч			5.5 V		8	14	20	17	ns


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load	20	pF



SN54HCT02, SN74HCT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS065E - NOVEMBER 1988 - REVISED JULY 2003



- NOTES: A. \mbox{C}_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_D = 50 Ω , t_f = 6 ns. t_f = 6 ns.
 - C. The outputs are measured one at a time with one input transition per measurement.
 - D. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

12-Jan-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74HCT02D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02DT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02DTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74HCT02NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74HCT02NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02PWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02PWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT02PWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



PACKAGE OPTION ADDENDUM

12-Jan-2006

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)


PLASTIC SMALL-OUTLINE PACKAGE



Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Post Office Box 655303 Dallas, Texas 75265

Texas Instruments

Copyright © 2006, Texas Instruments Incorporated