

# **HD74AC74**

# Dual D-Type Positive Edge-Triggered Flip-Flop

REJ03D0277-0200Z (Previous ADE-205-361 (Z)) Rev.2.00 Jul.16.2004

### **Description**

The HD74AC74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary  $(Q, \overline{Q})$  outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

#### **Features**

Asynchronous Inputs:

Low input to  $\overline{S}_D$  (Set) sets Q to High level Low input to  $\overline{C}_D$  (Clear) sets Q to Low level Clear and Set are independent of clock Simultaneous Low on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  High


- Outputs Source/Sink 24 mA
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74AC74P	DIP-14 pin	DP-14, -14AV	Р	_
H <mark>D74</mark> AC74FPEL	SOP-14 pin (JEITA)	FP-14DAV	FP	EL (2,000 pcs/reel)
HD74AC74RPEL	SOP-14 pin (JEDEC)	FP-14DNV	RP	EL (2,500 pcs/reel)
HD74AC74TELL	TSSOP-14 pin	TTP-14DV	T	ELL (2,000 pcs/reel)


Notes: 1. Please consult the sales office for the above package availability.

2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of the package code.

#### Pin Arrangement



### **Logic Symbol**



#### **Pin Names**

 $\begin{array}{lll} D_1, D_2 & Data \ Inputs \\ CP_1, CP_2 & Clock \ Pulse \ Inputs \\ \overline{C}_{D1}, \overline{C}_{D2} & Direct \ Clear \ Inputs \\ \overline{S}_{D1}, \overline{S}_{D2} & Direct \ Set \ Inputs \\ Q_1, \overline{Q}_1, Q_2, \overline{Q}_2 & Outputs \end{array}$ 

## Truth Table (Each Half)

Inputs		Outputs			
	<u></u> <del>C</del> <sub>D</sub>	СР	D	Q	Q
L	Н	X	X	Н	L
Н	L	X	X	L	Н
L	L	Х	X	Н	Н
Н	Н	$\int$	Н	Н	L
Н	Н	$\int$	L	L	Н
Н	Н	L	Χ	$Q_0$	$Q_0$


H : High Voltage Level
L : Low Voltage Level

X : Immaterial

: Low-to-High Clock Transition

 $Q_0(\overline{Q}_0)$ : Previous  $Q(\overline{Q})$  before Low-to-High Transition of Clock

## **Logic Diagram**



Please note that this diagram is provised only for the understanding of logic operations and should not be used to estimate propagation delays.

# **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V <sub>cc</sub>	-0.5 to 7	٧	
DC input diode current	I <sub>IK</sub>	-20	mA	$V_1 = -0.5V$
		20	mA	$V_1 = Vcc+0.5V$
DC input voltage	V <sub>I</sub>	-0.5 to Vcc+0.5	٧	
DC output diode current	I <sub>OK</sub>	-50	mA	$V_0 = -0.5V$
		50	mA	$V_O = Vcc+0.5V$
DC output voltage	Vo	-0.5 to Vcc+0.5	٧	
DC output source or sink current	Io	±50	mA	
DC V <sub>CC</sub> or ground current per output pin	$I_{CC}, I_{GND}$	±50	mA	
Storage temperature	Tstg	-65 to +150	°C	

# **Recommended Operating Conditions**

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V <sub>cc</sub>	2 to 6	V	
Input and output voltage	$V_{I}, V_{O}$	0 to V <sub>CC</sub>	V	
Operating temperature	Та	-40 to +85	°C	
Input rise and fall time	tr, tf	8	ns/V	$V_{CC} = 3.0V$
(except Schmitt inputs)				V <sub>CC</sub> = 4.5 V
V <sub>IN</sub> 30% to 70% V <sub>CC</sub>				V <sub>CC</sub> = 5.5 V

## **DC Characteristics**

Item	Sym-	Vcc	1	Γa = 25°	C		-40 to	Unit	Condition
	bol	(V)		ı	1		5°C		
			min.	typ.	max.	min.	max.		
Input Voltage	$V_{IH}$	3.0	2.1	1.5	_	2.1	_	V	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$
		4.5	3.15	2.25	_	3.15	_		
		5.5	3.85	2.75	_	3.85	_		
	$V_{IL}$	3.0	_	1.50	0.9	_	0.9		$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$
		4.5	_	2.25	1.35	_	1.35		
		5.5	_	2.75	1.65	_	1.65		
Output voltage	V <sub>OH</sub>	3.0	2.9	2.99	_	2.9	_	V	$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5	4.4	4.49	_	4.4	_		$I_{OUT} = -50 \mu A$
		5.5	5.4	5.49	_	5.4	_		
		3.0	2.58	_	_	2.48	_		$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -12 \text{ mA}$
		4.5	3.94	_	_	3.80	_		$I_{OH} = -24 \text{ mA}$
		5.5	4.94	_	_	4.80	_		$I_{OH} = -24 \text{ mA}$
	V <sub>OL</sub>	3.0	_	0.002	0.1	_	0.1		$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5	_	0.001	0.1	_	0.1		I <sub>OUT</sub> = 50 μA
		5.5	_	0.001	0.1	_	0.1		
		3.0	_	_	0.32	_	0.37		$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 12 \text{ mA}$
		4.5	_	_	0.32	_	0.37		$I_{OL} = 24 \text{ mA}$
		5.5	_	_	0.32	_	0.37		$I_{OL} = 24 \text{ mA}$
Input leakage	I <sub>IN</sub>	5.5	_	_	±0.1	_	±1.0	μΑ	$V_{IN} = V_{CC}$ or GND
current									
Dynamic output	I <sub>OLD</sub>	5.5	_	_	_	86	_	mΑ	V <sub>OLD</sub> = 1.1 V
current*	I <sub>OHD</sub>	5.5	—		_	<b>-75</b>	_	mA	V <sub>OHD</sub> = 3.85 V
Quiescent supply current	I <sub>cc</sub>	5.5	_	_	4.0	_	40	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or ground

<sup>\*</sup>Maximum test duration 2.0 ms, one output loaded at a time.

### **AC Characteristics**

			Ta = +25°C C <sub>1</sub> = 50 pF				C to +85°C 50 pF	
Item	Symbol	V <sub>cc</sub> (V)*1	Min	Тур	Max	Min	Max	Unit
Maximum clock	f <sub>max</sub>	3.3	100	125	_	95	_	MHz
frequency		5.0	140	160	_	125	_	
Propagation delay	t <sub>PLH</sub>	3.3	1.0	8.0	12.0	1.0	13.0	ns
$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $Q_n$		5.0	1.0	6.0	9.0	1.0	10.0	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	10.5	12.0	1.0	13.5	ns
$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $Q_n$		5.0	1.0	8.0	9.5	1.0	10.5	
Propagation delay	t <sub>PLH</sub>	3.3	1.0	8.0	13.5	1.0	16.0	ns
CP <sub>n</sub> to Q <sub>n</sub> or Q <sub>n</sub>		5.0	1.0	6.0	10.0	1.0	10.5	
Propagation delay	t <sub>PHL</sub>	3.3	1.0	8.0	14.0	1.0	14.5	ns
CP <sub>n</sub> to Q <sub>n</sub> or Q <sub>n</sub>		5.0	1.0	6.0	10.0	1.0	10.5	

Note: 1. Voltage Range 3.3 is  $3.3 \text{ V} \pm 0.3 \text{ V}$ Voltage Range 5.0 is  $5.0 \text{ V} \pm 0.5 \text{ V}$ 

## **AC Operating Requirements**


			Ta = +25°C C <sub>L</sub> = 50 pF		Ta = -40°C to +85°C C <sub>L</sub> = 50 pF	
Item	Symbol	V <sub>cc</sub> (V)*1	Тур	Guarantee	d Minimum	Unit
Set-up time, HIGH or LOW	t <sub>su</sub>	3.3	1.5	4.0	4.5	ns
D <sub>n</sub> to CP <sub>n</sub>		5.0	1.0	3.0	3.0	
Hold time, HIGH or LOW	t <sub>h</sub>	3.3	-2.0	0	0	ns
D <sub>n</sub> to CP <sub>n</sub>		5.0	-1.5	0	0	
$CP_n$ or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$	t <sub>w</sub>	3.3	3.0	5.5	7.0	ns
Pulse width		5.0	2.5	4.5	5.0	
Recovery time	t <sub>rec</sub>	3.3	-2.5	0	0	ns
$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to CP		5.0	-2.0	0	0	


Note: 1. Voltage Range 3.3 is  $3.3 \text{ V} \pm 0.3 \text{ V}$ Voltage Range 5.0 is  $5.0 \text{ V} \pm 0.5 \text{ V}$ 


# Capacitance


Item	Symbol	Тур	Unit	Condition
Input capacitance	C <sub>IN</sub>	4.5	pF	V <sub>CC</sub> = 5.5 V
Power dissipation capacitance	$C_{PD}$	35.0	pF	$V_{CC} = 5.0 \text{ V}$


## **Package Dimensions**











Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, originating in the use of any product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

- no responsibility for any damage, liability or other loss resulting from the information contained herein.

  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

**Renesas Technology Europe GmbH**Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

**Renesas Technology Taiwan Co., Ltd.** FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001