

捷多邦 , 专业PCB打样工厂 , 24小时加急出货 HT48R52/HT48R53 I/O Type 8-Bit MCU

Technical Document

- Tools Information
- FAQs
- <u>Application Note</u>
 - HA0002E Reading Larger than Usual MCU Tables
 - HA0007E Using the MCU Look Up Table Instructions
 - HA0011E HT48 & HT46 Keyboard Scan Program
 - HA0019E Using the Watchdog Timer in the HT48 MCU Series
 - HA0020E Using the Timer/Event Counter in the HT48 MCU Series

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Program memory: HT48R52: 2k×14 HT48R53: 4k×15
- 88×8 data memory
- 40 bidirectional I/O lines
- One External interrupt input
- One Internal interrupt
- 8 bit programmable timer/event counter
- 4-level subroutine nesting
- Watchdog Timer (WDT)
- Buzzer output
- Low voltage reset (LVR)
- General Description

These devices are 8-bit high performance, RISC architecture microcontroller specifically designed for multiple I/O control product applications. The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog


- External RC and 32768Hz crystal oscillator
- Dual clock system offers three operating modes
 - Normal mode: Both RC and 32768Hz clock active
 Slow mode: 32768Hz clock only
 - Idle mode: Periodical wake-up by watchdog timer overflow
- HALT function and wake-up feature reduce power consumption
- 14-bit table read instructions for HT48R52
- 15-bit table read instructions for HT48R53
- 63 powerful instructions
- One instruction cycle: 4 system clock periods
- All instructions in 1 or 2 instruction cycles
- Bit manipulation instructions
- Up to 0.5µs instruction cycle with 8MHz system clock
- 52-pin QFP package

timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.






Block Diagram





Pin Assignment



Pin Description

Pin Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high Wake-up CMOS/Schmitt Trigger Input	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). Each bit can be configured as a wake-up input by options.
PB0/BZ PB1/BZ PB2/INT PB3/TMR PB4~PB7	I/O	Pull-high CMOS/Schmitt PB0 or BZ PB1 or BZ	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with the BZ and $\overline{\text{BZ}}$, respectively. Once the PB0 or PB1 is selected as buzzer driving outputs, the output signal range can be selected from $f_S/2\sim f_S/16$ by option. This external interrupt input is pin-shared with PB2.The external interrupt input is activated on a high to low transition. The timer input is pin-shared with PB3.
PC0~PC7	I/O	Pull-high	PC0~PC7 constitute an 8-bit input/output port. PC0~PC7 are configured as NMOS input/output pins with or without pull-high resistor by options.
PD0~PD7	I/O	Pull-high	PD0~PD7 constitute an 8-bit input/output port. PD0~PD7 are configured as NMOS input/output pins with or without pull-high resistor by options.
PE0~PE7	I/O	Pull-high	PE0~PE7 constitute an 8-bit input/output port. PE0~PE7 are configured as NMOS input/output pins with or without pull-high resistor by options.
RES	I		Schmitt trigger reset input. Active low.
OSC1	Ι	RC	OSC1 is connected to an RC oscillator for the internal system clock.
OSC3 OSC4	I O	RTC	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes.
TEST	I		It is for test only. TEST pin is internally pull-high and can be left floating.
VDD			Positive power supply
AVDD		_	Positive power supply
VSS		_	Negative Power supply, ground
AVSS		_	Negative power supply, ground
PVSS0		_	Negative power supply for PC, PD7~PD4 port, ground
PVSS1			Negative power supply for PD3~PD0, PE port, ground

Note: "*" The pull-high resistors of each I/O port (PA, PB, PC, PD, PE) are all controlled by port option.



Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+6.0V	S
Input VoltageV_SS=0.3V to V_DD+0.3V	0

Storage Temperature	–50°C to 125°C
Operating Temperature	–40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Come had	Demonstern		Test Conditions	Min	Тур.	Max.	Unit
Symbol	Parameter	V_{DD}	Conditions	Min.			
			f _{SYS} =4MHz	2.2		5.5	V
V_{DD}	Operating Voltage	_	f _{SYS} =8MHz	3.3		5.5	V
			f _{SYS} =32768Hz	_		_	V
I	Operating Current (BC OSC)	3V	No load, f _{SYS} =4MHz	_	1.2	2	mA
I _{DD1}	Operating Current (RC OSC)	5V	NO IDAU, ISYS-4IVII IZ	_	2.5	5	mA
I _{DD2}	Operating Current (RC OSC)	5V	No load, f _{SYS} =8MHz		4	8	mA
	Operating Current	3V	No load, f _{SYS} =32768Hz	_	0.3	0.6	mA
I _{DD3}	(RTC OSC, RC OSC Off)	5V	10 10au, 1 _{SYS} -32700HZ	_	0.6	1	mA
, Star	Standby Current	3V		_		5	μA
I _{STB1}	(WDT and RTC OSC Enabled)	5V	No load, system HALT	_		10	μA
	Standby Current (WDT Disabled,	3V			0.8	1.5	μA
	RTC OSC Enabled)	5V	No load, system HALT		1.5	2.5	μA
V _{IL1}	Input Low Voltage for I/O Ports			0		$0.3V_{DD}$	V
V _{IH1}	Input High Voltage for I/O Ports			$0.7V_{DD}$		V_{DD}	V
V _{IL2}	Input Low Voltage (RES)			0		$0.4V_{DD}$	V
V _{IH2}	Input High Voltage (RES)	_		0.9V _{DD}	_	V _{DD}	V
V_{LVR}	Low Voltage Reset		3.3V option	2.7	3	3.3	V
1	1/O Dest Sigh Comment	3V	V _{OI} =0.1V _{DD}	4	8	_	mA
I _{OL}	I/O Port Sink Current	5V	VOL-0. IVDD	10	20	_	mA
1	1/O Port Source Current	3V	• V _{OH} =0.9V _{DD}	-2	-4		mA
I _{ОН}	I/O Port Source Current	5V	VOH-0.9VDD	-5	-10		mA
R _{PH}	Dull high Registeres	3V		20	60	100	kΩ
vрн	Pull-high Resistance	5V		10	30	50	kΩ



A.C. Characteristics

Ta=25°C

Symphol	Devenuetor		Test Conditions	Min.	Ŧ		Unit	
Symbol	Parameter	$\boldsymbol{V}_{\text{DD}}$	Conditions	wiin.	Тур.	Max.	Unit	
£		_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS}	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz	
		_	2.2V~5.5V	0		4000	kHz	
f _{TIMER}	Timer I/P Frequency	_	3.3V~5.5V	0	_	8000	kHz	
t _{WDTOSC} Watchdog O	Matchelese Or effected Desteri	3V		45	90	180	μs	
	Watchdog Oscillator Period	5V		32	65	130	μs	
1	f _{SP} Time-out Period Clock Source	3V	With proceeder (f. (4006)	184	369	737	ms	
t _{FSP1}	from WDT	5V	With prescaler (f _S /4096)	131	266	532	ms	
+	f _{SP} Time-out Period Clock Source	3V	With proceeder (f. (4006)	_	125	_	ms	
t _{FSP2}	from RTC OSC	5V	With prescaler (f _S /4096)		125	_	ms	
t _{RES}	External Reset Low Pulse Width	—		1	_		μs	
t _{SST}	System Start-up Timer Period	_	Power-up or wake-up from HALT		1024	_	*t _{SYS}	
t _{INT}	Interrupt Pulse Width	_		1		_	μs	

Note: *t_{SYS}= 1/f_{SYS}



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either an RC oscillator or a 32768Hz crystal. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to be effectively executed in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.

After accessing a program memory word to fetch an in-


struction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupt, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Execution Flow

Mode	Program Counter											
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	0	0	1	0	0	0
Skip	Program Counter+2											
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *11~*0: Program counter bits

S11~S0: Stack register bits

#11~#0: Instruction code bits

@7~@0: PCL bits

For the HT48R52, the Program Counter is 11 bits wide, i.e. from *10~*0

For the HT48R53, the Program Counter is 12 bits wide, i.e. from *11~*0.

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits for HT48R52 or 4096×15 bits for HT48R53, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H


This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.


Location 004H

This area is reserved for the external interrupt service program. If the \overline{INT} input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is en-






abled and the stack is not full, the program begins execution at location $008\mathrm{H}$.

Table location

Any location in the program memory space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of the TBLH, and the remaining 2-bit words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction



Program Memory for the HT48R53

Instruction		Table Location										
Instruction	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *11~*0: Table location bits

P11~P8: Current program counter bits

@7~@0: Table pointer bits

For the HT48R52, the table location is 11 bits, i.e. from *10~*0

For the HT48R53, the table location is 12 bits, i.e. from *11~*0.



in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).

Data Memory – RAM


The data memory is designed with 108×8 bits. The data memory is divided into two functional groups, namely, function registers and general purpose data memory (88×8). Most are read/write, but some are read only.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] ([02H]) will access data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result 00H. Writing indirectly results in no operation.

HT48R52/HT48R53



RAM Mapping

The memory pointer registers (MP0 and MP1) are 7-bit registers.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



Arithmetic and logic unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain inter-

Bit No.	Label	Function
0	с	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation, otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction, otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero, otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa, otherwise OV is cleared.
4	PDF	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7	_	Unused bit, read as "0"

STATUS (0AH) Register

Bit No.	Label	Function			
0	EMI	Controls the master (global) interrupt (1=enable; 0=disable)			
1	EEI	Controls the external interrupt (1=enable; 0=disable)			
2	ETI	Controls the Timer/Event Counter 0 interrupt (1=enable; 0=disable)			
3		Unused bit, read as "0"			
4	EIF	External interrupt request flag (1=active; 0=inactive)			
5	TF	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)			
6, 7	6, 7 — Unused bit, read as "0"				

INTC (0BH) Register



rupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (Status) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the \overline{INT} and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of the INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter interrupt bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration


These devices provide two oscillator circuits for system clocks, i.e., RC oscillator and 32768Hz crystal oscillator, determined by software. No matter what type of oscillator is selected, the signal is used for the system clock.

If an RC oscillator is used, an external resistor between OSC1 and VSS is required and the resistance must range from $130k\Omega$ to $2.4M\Omega$. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

There is another oscillator circuit designed for the real time clock. In this case, only the 32768Hz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.


The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of mode). It is recommended to turn on the quick oscillating function upon power on, until the RTC oscillator is stable and then turn it off after 2 seconds to reduce power consumption.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works within a period of approximately 65μ s@5V. The WDT oscillator can be disabled by options to conserve power.



System Oscillator







Watchdog Timer – WDT

The WDT clock source is implemented by a WDT OSC, external 32768Hz (f_{RTC}) or an instruction clock (system clock divided by 4), determined by option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog can be disabled by option. If the Watchdog Timer is disabled, all the execution related to WDT results in no operation.

If the device operates in a noisy environment, using the on-chip WDT OSC or 32768Hz crystal oscillator is strongly recommended.

When the WDT clock source is selected, it will be first divided by 16 (4-stage), and then divided by TMRC prescaler (8-stage), after that, divided by 512 (9-stage) to get the nominal time-out period. By using the TMRC prescaler, longer time-out periods can be realized. Writing data to PSC2, PSC1, PSC0 can give different time-out periods. The WDT OSC period is 65μ s. This time-out period may vary with temperature, VDD and process variations. The WDT OSC always works for any operation mode.

If the instruction clock (system clock/4) is selected as the WDT clock source, the WDT operates in the same manner.

If the WDT clock source is the 32768Hz, the WDT also operates in the same manner.

The WDT time-out under normal mode or slow mode will initialize a "chip reset" and set the status bit "TO". But in the idle mode (HALT instruction is executed) the time-out will initialize a "warm reset" and only the program counter and stack pointer are reset to 0.

To clear the WDT contents (not including the 4-bit divider and the 8-stage prescaler), three methods are adopted; external reset (a low level to $\overline{\text{RES}}$ pin), software instruction and a "HALT" instruction.

The software instruction include "CLR WDT" and the other set "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the mask option "WDT" instruction. If the "CLR WDT" is selected (i.e. One clear instruction), any execution of the CLR WDT instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. two clear instructions), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Buzzer Output

The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$ signal, respectively. If the BZ & $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PB0/PB1 will be the generated buzzer signal . The input mode always remain in its original functions. Once the BZ & $\overline{\text{BZ}}$ option is selected, the buzzer output signals are controlled by the PB0 data register only. The I/O functions of PB0/PB1 are shown below.

PBC Register PBC.0	PBC Register PBC.1	PB data Register PB.0	PB data Register PB.1	Output Function
0	0	1	Х	PB0=BZ, PB1=BZ
0	0	0	Х	PB0=0, PB1=0
0	1	1	Х	PB0=BZ, PB1=Input
0	1	0	Х	PB0=0, PB1=Input
1	0	Х	D	PB0=Input, PB1=D
1	1	х	х	PB0=Input, PB1=Input

PB0/PB1 Pin Function Control

Note: "X" stands for don't care

"D" stands for data "0" or "1"



Operation Mode

The device support two system clock and three operation modes. The system clock could be RC oscillator or 32768Hz and operation mode could be Normal, Slow, or Idle mode. These are all selected by software.

Bit No.	Label	Function
0	MODS	System clock high/low mode select bit 0: High system clock (RC) 1: Low system clock (32768Hz), and RC oscillator stop Low system clock mode can only be used. When the WDT clock source option is 32768Hz or the function will be not predictable.
1, 2, 3		Unused bit, read as "0"
4	QOSC	32768Hz OSC quick start-up oscillating 0=quick start; 1=slow start
5, 6, 7		Unused bit, read as "0"

MODE (20H) Register

Mode	System Clock	HALT Instruction	MODS	RC Oscillator	32768Hz
Normal	RC oscillator	No Executed	0	On	On
Slow	32768Hz	No Executed	1	Off	On
Idle	HALT	Be executed	х	Off	On

Operation Mode

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the cause for a chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and SP, the other circuits remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. The RTC oscillator still runs in the HALT mode (if the RTC oscillator is enabled).

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that



resets only the program counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" stands for "unchanged"


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.


An extra option load time delay is added during a system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit chip reset status are shown below.


Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack



Reset Timing Chart



Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Configuration



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP0	1xxx xxxx	1นนน นนนน	1นนน นนนน	1սսս սսսս	1uuu uuuu
MP1	1xxx xxxx	1นนน นนนน	1นนน นนนน	1นนน นนนน	1սսս սսսս
ACC	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	uuuu uuuu
TBLH (HT48R52)	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
TBLH (HT48R53)	-xxx xxxx	-นนน นนนน	-นนน นนนน	-นนน นนนน	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PE	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
MODE	00	uu	uu	uu	uu

The states of the registers is summarized in the table.

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"

Timer/Event Counter

Timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock/4 or f_{SP}.

The f_{SP} clock source is implemented by a WDT OSC, an external 32768Hz (f_{RTC}) or an instruction clock (system clock divided by 4), determined by options, if one of these three source is selected, it will be first divided by 16 (4-stage), and then divided by TMRC prescaler (8-stage) to get an f_{SP} output period. By using the TMRC prescaler, longer time-out periods can be realized. Writing data to PSC2, PSC1, PSC0 can give different f_{SP} output periods.

Using internal clock sources, there are 2 reference time-bases for the timer/event counter. The internal clock source can be selected as coming from $f_{SYS}/4$ or f_{SP} by options. Using an external clock input allows the user to count external events, measure time intervals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

There are two registers related to the timer/event counter; TMR ([0DH]) and TMRC ([0EH]). Two physical registers are mapped to TMR location, writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR retrieves the contents of the timer/event counter. The TMRC is a timer/event counter control register which defines some options.


The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the $f_{\rm INT}$ clock or RTC clock. The pulse width measurement mode can be used to count the high or low-level duration of the external signal. The counting is based on the $f_{\rm INT}$ clock or RTC clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register at the same time generates the interrupt request flag (TF; bit 5 of the INTC).



In the pulse width measurement mode with the TON and TE bits equal to one, once it goes from low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of the TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the corresponding interrupt services.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs (a timer/event counter reloading will occur at the same time). When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer. The bit2~bit0 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown.



Timer/Event Counter and WDT

Bit No.	Label	Function
0 1 2	PSC0 PSC1 PSC2	Define the prescaler stages, PSC2, PSC1, PSC0= 000: $f_{SP}=f_S/32$ 001: $f_{SP}=f_S/64$ 010: $f_{SP}=f_S/128$ 011: $f_{SP}=f_S/256$ 100: $f_{SP}=f_S/512$ 101: $f_{SP}=f_S/1024$ 110: $f_{SP}=f_S/2048$ 111: $f_{SP}=f_S/4096$
3	TE	Defines the TMR active edge of the timer/event counter 0 (0=active on low to high; 1=active on high to low)
4	TON	To enable or disable timer 0 counting (0=disable; 1=enable)
5		Unused bit, read as "0"
6 7	TM0 TM1	Define the operating mode, TM1, TM0= 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC (0EH) Register



Input/Output Ports

There are 16 bidirectional input/output lines and 24 NMOS input/output in the microcontroller, labeled from PA to PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1AH] respectively. All pins on PA~PE can be used for both input and output operations.

For the input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H, 18H, 1AH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

The PA and PB have their own control registers (PAC, PBC) to control the input/output configuration. These two control registers are mapped to locations 13H and 15H. CMOS output or Schmitt trigger input with structures can be reconfigured dynamically under software control. The control registers specifies which pin are set as input and which are set as outputs. To setup a pin as an input the corresponding bit of the control register must be set high, for an output it must be set low. The PC, PD and PE can also be used for both input and out-


put operations, these ports are not achieved through the use of port control registers. Setting up an I/O pin as input is achieved by first setting its output high which effectively places its NMOS output transistor in high impedance state allowing the pin to be now used as an input.

After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H or 1AH) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "LR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

There is a pull-high option available for all I/O lines (port option). Once the pull-high option of an I/O line is selected, the I/O line have pull-high resistor. Otherwise,



PC, PD, PE Input/Output Ports



the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.


Low Voltage Reset – LVR

The microcontroller provides a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage $(0.9V \sim V_{LVR})$ has to remain in their original state for more than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform a chip reset.





Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained for more than 1ms, therefore a 1ms delay is provided before entering the reset mode.


Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure having a proper functioning system.

Items	Options
1	PA7~PA0 bit wake-up enable or disable (by bit)
2	PA, PB, PC, PD, PE pull-high enable or disable (by port)
3	WDT clock source: WDT oscillator or f _{SYS} /4 or 32768Hz oscillator
4	WDT enable or disable
5	CLRWDT instructions: 1 or 2 instructions
6	Timer/event counter clock sources: f _{SYS} /4 or f _{SP}
7	PB0, PB1: normal I/O or Buzzer function
8	Buzzer frequency: f _S /2, f _S //4, f _S /8, f _S //16
9	LVR enable or disable



Application Circuits



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC	$ \begin{array}{c c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	1 1 1 ⁽¹⁾ 1 ⁽¹⁾	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c c} 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z
Increment & I	Decrement	1	
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None None C C
Data Move	1	1	
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			1
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- \checkmark : Flag is affected
- -: Flag is not affected
- ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- ⁽³⁾: ⁽¹⁾ and ⁽²⁾
- ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data memory and carry to the accumulator	
Description	The contents of the specified data memory, accumulator and the carr multaneously, leaving the result in the accumulator.	ry flag are added si
Operation	$ACC \leftarrow ACC+[m]+C$	
Affected flag(s)		
	TO PDF OV Z AC C	
ADCM A,[m]	Add the accumulator and carry to data memory	
Description	The contents of the specified data memory, accumulator and the carr multaneously, leaving the result in the specified data memory.	ry flag are added si
Operation	$[m] \leftarrow ACC+[m]+C$	
Affected flag(s)		
	TO PDF OV Z AC C	
ADD A,[m]	Add data memory to the accumulator	
Description	The contents of the specified data memory and the accumulator are a stored in the accumulator.	added. The result i
Operation	$ACC \leftarrow ACC+[m]$	
Affected flag(s)		
	TO PDF OV Z AC C	
ADD A,x	Add immediate data to the accumulator	
Description	The contents of the accumulator and the specified data are added, lea accumulator.	ving the result in the
Operation	$ACC \leftarrow ACC + x$	
Affected flag(s)		
	TO PDF OV Z AC C	
ADDM A,[m]	Add the accumulator to the data memory	
Description	The contents of the specified data memory and the accumulator are a stored in the data memory.	added. The result i
Operation	$[m] \leftarrow ACC+[m]$	
Affected flag(s)		
	TO PDF OV Z AC C	



AND A,[m]	Logical AND accumulator with data memory
Description	Data in the accumulator and the specified data memory perfor eration. The result is stored in the accumulator.
Operation	ACC ← ACC "AND" [m]
Affected flag(s)	
	TO PDF OV Z AC C
AND A,x	Logical AND immediate data to the accumulator
Description	Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.
Operation	$ACC \leftarrow ACC "AND" x$
Affected flag(s)	
	TO PDF OV Z AC C
ANDM A,[m]	Logical AND data memory with the accumulator
Description	Data in the specified data memory and the accumulator perfore eration. The result is stored in the data memory.
Operation	[m] ← ACC "AND" [m]
Affected flag(s)	
	TO PDF OV Z AC C
	<u> </u>
CALL addr	Subroutine call
Description	The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P with the instruction at this address.
Operation	Stack ← Program Counter+1 Program Counter ← addr
Affected flag(s)	
	TO PDF OV Z AC C
CLR [m]	Clear data memory
Description	The contents of the specified data memory are cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	
	TO PDF OV Z AC C



	Clear bit o	of data me	mory			
Description	The bit i c	of the spec	ified data ı	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
		_				
CLR WDT	Clear Wa	tchdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). TI	ne power d	down bit (I
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
	0	0	_	—	_	
CLR WDT1	Preclear	Natchdog	Timer			
Description Operation	of this ins	truction wit instruction 00H*	NDT2, clea hout the of has been	her precle	ear instruct	ion just se
Affected flag(s)						
0()	ТО	PDF	OV	Z	AC	С
	10					
	0*	0*				
CLR WDT2	0*	I				_
CLR WDT2 Description	0* Preclear Together of this ins	0* Watchdog with CLR V	Timer NDT1, clea ithout the o has been	other prec	lear instru	ction, set
	0* Preclear Together of this ins	0* Watchdog with CLR V truction w instruction	NDT1, clea	other prec	lear instru	ction, set
Description	0* Preclear N Together of this ins plies this WDT ← 0	0* Watchdog with CLR V truction w instruction	NDT1, clea	other prec	lear instru	ction, set
Description	0* Preclear N Together of this ins plies this WDT ← 0	0* Watchdog with CLR V truction w instruction	NDT1, clea	other prec	lear instru	ction, set
Description	0* Preclear N Together of this ins plies this WDT ← 0 PDF and	0^* Watchdog with CLR 1 truction w instruction 00H* TO $\leftarrow 0^*$	WDT1, clea ithout the o has been	other prec executed	lear instru and the T	oction, set O and PE
Description	0^* Preclear V Together of this ins plies this WDT \leftarrow 0 PDF and TO 0^*	0^* Watchdog with CLR V truction w instruction 00H* TO $\leftarrow 0^*$ PDF	WDT1, clea ithout the o has been OV	other prec executed	lear instru and the T	oction, set O and PE
Description Operation Affected flag(s)	0* Preclear M Together of this ins plies this WDT ← 0 PDF and TO 0* Complem Each bit of	0^* Watchdog with CLR V instruction w instruction 00H* TO $\leftarrow 0^*$ PDF 0* ent data n of the spece	WDT1, clea ithout the o has been OV	Z memory i	AC	C C C C C C C C C
Description Operation Affected flag(s)	0* Preclear M Together of this ins plies this WDT ← 0 PDF and TO 0* Complem Each bit of	0^* Watchdog with CLR V truction w instruction 00H* TO $\leftarrow 0^*$ PDF 0^* ent data n of the spea	NDT1, clea ithout the o has been OV 	Z memory i	AC	C C C C C C C C C
Description Operation Affected flag(s) CPL [m] Description	0* Preclear M Together of this ins plies this WDT ← 0 PDF and TO 0* Complem Each bit of which pre	0^* Watchdog with CLR V truction w instruction 00H* TO $\leftarrow 0^*$ PDF 0^* ent data n of the spea	NDT1, clea ithout the o has been OV 	Z memory i	AC	C C C C C C C C C
Description Operation Affected flag(s) CPL [m] Description Operation	0* Preclear M Together of this ins plies this WDT ← 0 PDF and TO 0* Complem Each bit of which pre	0^* Watchdog with CLR V truction w instruction 00H* TO $\leftarrow 0^*$ PDF 0^* ent data n of the spea	NDT1, clea ithout the o has been OV 	Z memory i	AC	C C C C C C C C C



CPLA [m] Complement data memory and place result in the accumulat Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vers is stored in the accumulator and the contents of the data memory and place result in the accumulator and the contents of the data memory and place result in the accumulator and the contents of the data memory and place result in the accumulator and the contents of the data memory and place result in the accumulator and the contents of the data memory and place result in the accumulator is divided into two nibbles. Each nibble is adjusted to the Carry (AC1) will be done if the low nibble of the accumulator is justment is done by adding 6 to the original value remains uni carry (AC or C) is set; otherwise the original value remains uni in the data memory and only the carry flag (C) may be affect Operation If ACC.3-ACC.0 >9 or AC=1 then [m].3-[m].0 \leftarrow (ACC.3-ACC.0)+6, AC1=AC eagle [m].3-[m].0 \leftarrow (ACC.3-ACC.0), AC1=0 and If ACC.7-ACC.4+AC1.9 or C=1 then [m].7-[m].4 \leftarrow ACC.7-ACC.4+AC1,C=1 else [m].7-[m].4 \leftarrow ACC.7-ACC.4+AC1,C=C DEC [m] Decrement data memory Description [m] Decrement data memory and place result in the accumulator Decrement data memory and place result in the accumulator Decrement data memory and place result in the accumulator Decrement data memory and place result in the accumulator Dec	CPLA [m]	Complem	ent data m	nemory and	d place re	sult in the	accumula
Affected flag(s) $\hline TO PDF OV Z AC C$ DAA [m] Decimal-Adjust accumulator for addition Description The accumulator value is adjusted to the BCD (Binary Coded lator is divided into two nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibble of the accumulator is justment is done by adding 6 to the original value if the original value remains union in the data memory and only the carry flag (C) may be affect Operation If ACC.3-ACC.0.99 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3-ACC.0)+6, AC1=\overline{AC} else [m].3~[m].0 \leftarrow (ACC.3-ACC.0), AC1=0 and If ACC.7-ACC.4+AC1 >9 or C=1 then [m].7~[m].4 ← ACC.7-ACC.4+6+AC1,C=1 else [m].7~[m].4 ← ACC.7-ACC.4+6+AC1,C=1 else [m].7~[m].4 ← ACC.7-ACC.4+6+AC1,C=1 else [m].7~[m].4 ← ACC.7-ACC.4+AC1,C=C Affected flag(s) TO PDF OV Z AC C Decrement data memory Decremented by 1. Operation [m] ← [m]-1 Affected flag(s) TO PDF OV Z AC C DEC [m] Decrement data memory Decremented by 1.		Each bit o which pre	of the spec viously cor	cified data	memory is are chang	s logically jed to 0 an	complem d vice-ver
TOPDFOVZACCDAA [m]Decimal-Adjust accumulator for additionDescriptionThe accumulator value is adjusted to the BCD (Binary Coded lator is divided into two nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibbles. Each nibble is adjusted to th carry (AC or C1) is set; otherwise the original value remains un in the data memory and only the carry flag (C) may be affectOperationIf ACC.3-ACC.0 > 9 or AC=1 	Operation	$ACC \leftarrow [\bar{r}]$	n]				
DAA [m] Decimal-Adjust accumulator for addition Description The accumulator value is adjusted to the BCD (Binary Coded lator is divided into two nibbles. Each nibble is adjusted to the carry (AC1) will be done if the low nibbles. Each nibble is adjusted to the carry (AC1) will be done if the low nibbles. Each nibble is adjusted to the carry (AC1) will be done if the low nibbles. Each nibble is adjusted to the carry (AC1) will be done if the low nibbles. Each nibble is adjusted to the carry (AC1) will be done if the low nibbles. Each nibble is adjusted to the carry (AC1) will be done if the low nibbles. Each nibble is adjusted to the carry (AC1) will be done if the original value remains un in the data memory and only the carry flag (C) may be affect of them [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1=\overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C Affected flag(s) TO PDF OV Z AC C DEC [m] Decrement data memory Decremented by 1. Operation [m] \leftarrow [m]-1 Affected flag(s) TO PDF OV Z AC C DEC [m] Decrement data memory Decremented by 1. Decremented by 1. Decremented by 1. Operation [m] \leftarrow [m]-1 Affected flag(s) TO PDF OV Z AC C DECA [m] Decrement data	Affected flag(s)						
DAA [m] Decimal-Adjust accumulator for addition Description The accumulator value is adjusted to the BCD (Binary Coded lator is divided into two nibbles. Each nibble is adjusted to the carry (AC1) will be done if the low nibbles. Each nibble is adjusted to the carry (AC or C) is set; otherwise the original value if the original value if the original value if the original value remains un in the data memory and only the carry flag (C) may be affect Operation If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+6C1,C=C Affected flag(s) TO PDF OV Z AC C DEC [m] Decrement data memory Description Data in the specified data memory is decremented by 1. Operation Im (m] \leftarrow [m]-1 Affected flag(s) TO PDF OV Z AC C DEC [m] Decrement data memory Decremented by 1. Operation Im (m] \leftarrow [m]-1 Affected flag(s) TO PDF OV Z AC C DEC [m] Decrement data memory and place result in the accumulato Decremented by 1. Im (m] Im (m] Im (m]		то	PDF	OV	Z	AC	С
DescriptionThe accumulator value is adjusted to the BCD (Binary Coded lator is divided into two nibbles. Each nibble is adjusted to th carry (AC1) will be done if the low nibble of the accumulator is justment is done by adding 6 to the original value if the origin carry (AC or C) is set; otherwise the original value remains un in the data memory and only the carry flag (C) may be affectOperationIf ACC.3~ACC.0 > 9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1=\overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1=\overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 > 9 or C=1 then [m].7~[m].4 ← ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 ← ACC.7~ACC.4+AC1,C=CAffected flag(s)TOPDFOVZACCOperation[m] \leftarrow [m]-1DEC [m]Decrement data memory Data in the specified data memory is decremented by 1. OperationTOPDFOVZACCOPEC [m]Decrement data memory and place result in the accumulato DescriptionData in the specified data memory is decremented by 1. elseriptionDECA [m]Decrement data memory and place result in the accumulato tor. The contents of the data memory remain unchanged. Operation ACC ← [m]-1ACC ACC C				—	\checkmark	—	
Iator is divided into two nibbles. Each nibble is adjusted to the carry (AC1) will be done if the low nibble of the accumulator is justment is done by adding 6 to the original value if the origin carry (AC or C) is set; otherwise the original value remains un in the data memory and only the carry flag (C) may be affectOperationIf ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+64AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=CAffected flag(s) \overline{TO} PDF DV Decrement data memory DescriptionDEC [m] Decrement data in the specified data memory is decremented by 1. Operation [m] \leftarrow [m]-1Affected flag(s) \overline{TO} PDF OV Z AC C $-$ $-$ DECA [m] Decrement data memory and place result in the accumulator Data in the specified data memory is decremented by 1, leavi tor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]-1Affected flag(s) \overline{TO} PDF OV Z AC C $-$ $-$ DECA [m] Operation DescriptionDecrement data memory and place result in the accumulator Data in the specified data memory is decremented by 1, leavi tor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]-1Affected flag(s) \overline{TO} PDF OV Z AC C	DAA [m]	Decimal-A	Adjust acci	umulator fo	or addition		
then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C Affected flag(s) $\boxed{TO PDF OV Z AC C}{\ \qquad - \qquad - \qquad }$ DEC [m] Decrement data memory Description Data in the specified data memory is decremented by 1. Operation [m] \leftarrow [m]-1 Affected flag(s) $\boxed{TO PDF OV Z AC C}{\ \qquad - \qquad \qquad - \qquad $	Description	lator is div carry (AC justment i carry (AC	vided into t 1) will be d s done by or C) is se	two nibbles one if the lo adding 6 to t; otherwise	s. Each nil ow nibble o o the origir e the origir	oble is adju of the accu nal value if nal value re	usted to the mulator is the origin emains un
TOPDFOVZACC $ $ DEC [m]Decrement data memoryDescriptionData in the specified data memory is decremented by 1.Operation[m] \leftarrow [m]-1Affected flag(s) \overline{TO} PDFOVZACC $ $ DECA [m]Decrement data memory and place result in the accumulate Data in the specified data memory is decremented by 1, leavi tor. The contents of the data memory remain unchanged.OperationACC \leftarrow [m]-1Affected flag(s) \overline{TO} PDFOVZACCTOPDFOVZACC	Operation	then [m].3 else [m].3 and If ACC.7~ then [m].7	G~[m].0 ← ~[m].0 ← ACC.4+A0 Z~[m].4 ←	(ACC.3~A (ACC.3~A) C1 >9 or C ACC.7~A(CC.0), AC =1 CC.4+6+A	1=0 C1,C=1	
Image: marked state system Image: marked system Image: marked state system Image: marked state system Image: marked system	Affected flag(s)	TO					
DEC [m]Decrement data memoryDescriptionData in the specified data memory is decremented by 1.Operation $[m] \leftarrow [m]-1$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{$		10	PDF	00	Z	AC	
Description Data in the specified data memory is decremented by 1. Operation $[m] \leftarrow [m]-1$ Affected flag(s) \overline{TO} PDF OV Z AC C $ $ $ -$ DECA [m] Decrement data memory and place result in the accumulato Description Data in the specified data memory is decremented by 1, leaving tor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]-1 Affected flag(s) TO PDF OV Z AC C				—		—	V
Operation $[m] \leftarrow [m]-1$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $\boxed{-}$ $\boxed{-}$ $\boxed{-}$ DECA [m] Decrement data memory and place result in the accumulato Description Data in the specified data memory is decremented by 1, leaving tor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]-1 Affected flag(s) TO PDF OV Z AC C	DEC [m]	Decreme	nt data me	mory			
Affected flag(s)TOPDFOVZACC $ $ $ -$ DECA [m] Decrement data memory and place result in the accumulatoDescriptionData in the specified data memory is decremented by 1, leaving tor. The contents of the data memory remain unchanged.OperationACC \leftarrow [m]-1Affected flag(s)TOPDFOVZACC	Description	Data in th	e specified	d data men	nory is de	cremented	by 1.
TOPDFOVZACC $$ DECA [m]Decrement data memory and place result in the accumulato Data in the specified data memory is decremented by 1, leavin tor. The contents of the data memory remain unchanged.OperationACC \leftarrow [m]-1Affected flag(s)TOPDFOVZACC	Operation	[m] ← [m]	-1				
DECA [m] Decrement data memory and place result in the accumulator Description Data in the specified data memory is decremented by 1, leavi Operation ACC \leftarrow [m]-1 Affected flag(s) TO	Affected flag(s)						
DECA [m]Decrement data memory and place result in the accumulatoDescriptionData in the specified data memory is decremented by 1, leavi tor. The contents of the data memory remain unchanged.OperationACC \leftarrow [m]-1Affected flag(s)TOPDFOVZACC		ТО	PDF	OV	Z	AC	С
DescriptionData in the specified data memory is decremented by 1, leaving tor. The contents of the data memory remain unchanged.OperationACC \leftarrow [m]-1Affected flag(s)TOTOPDFOVZACC			_	_		_	
DescriptionData in the specified data memory is decremented by 1, leaving tor. The contents of the data memory remain unchanged.OperationACC \leftarrow [m]-1Affected flag(s)TOTOPDFOVZACC		Decreme	nt data me	mory and	nlace resu	Ilt in the ac	cumulato
tor. The contents of the data memory remain unchanged. Operation $ACC \leftarrow [m]-1$ Affected flag(s) TO PDF OV Z AC C				-			
Affected flag(s)	Doonplion						
TO PDF OV Z AC C	Operation	$ACC \gets [r$	n]–1				
	Affected flag(s)						
		то	PDF	OV	Z	AC	С
			_	_		_	



HALT	Enter power down mode						
Description	This instruction stops program execution and turns off the system clock. The content the RAM and registers are retained. The WDT and prescaler are cleared. The power bit (PDF) is set and the WDT time-out bit (TO) is cleared.						
Operation	Program Counter \leftarrow Program Counter+1 PDF \leftarrow 1 TO \leftarrow 0						
Affected flag(s)							
	TO PDF OV Z AC C						
	0 1						
INC [m]	Increment data memory						
Description	Data in the specified data memory is incremented by 1						
Operation	[m] ← [m]+1						
Affected flag(s)							
	TO PDF OV Z AC C						
INCA [m]	Increment data memory and place result in the accumulator						
INCA [m] Description	Data in the specified data memory is incremented by 1, leaving the result in the act						
Description	Data in the specified data memory is incremented by 1, leaving the result in the action. The contents of the data memory remain unchanged.						
Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the act						
Description	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1						
Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the action. The contents of the data memory remain unchanged.						
Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C						
Description Operation Affected flag(s)	Data in the specified data memory is incremented by 1, leaving the result in the action. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1 TO PDF OV Z AC C — — √ — — — Directly jump						
Description Operation Affected flag(s)	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C - $ $ $ -Directly jumpThe program counter are replaced with the directly-specified address unconditional$						
Description Operation Affected flag(s) JMP addr Description	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C - $ $ $ -Directly jumpThe program counter are replaced with the directly-specified address unconditional control is passed to this destination.$						
Description Operation Affected flag(s) JMP addr Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C - $ $ $ -Directly jumpThe program counter are replaced with the directly-specified address unconditional$						
Description Operation Affected flag(s) JMP addr Description	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C 						
Description Operation Affected flag(s) JMP addr Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C 						
Description Operation Affected flag(s) JMP addr Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C 						
Description Operation Affected flag(s) JMP addr Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C 						
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ $\boxed{TO PDF OV Z AC C}{- - - - - - - - - - $						
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ $\boxed{TO PDF OV Z AC C}{\ \square - \square - \square}$ Directly jump The program counter are replaced with the directly-specified address unconditional control is passed to this destination. Program Counter \leftarrow addr $\boxed{TO PDF OV Z AC C}{\ \square - \square - \square$ Move data memory to the accumulator						
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ $\boxed{TO PDF OV Z AC C}{- - - - - - - - - - $						
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the act tor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ $\boxed{TO PDF OV Z AC C}{- - - - - - - - - - $						



		!:	4 - 4 - 4			
MOV A,x Description				ccumulato		the ecou
·			med by the	e code is l		
Operation Affected flag(s)	ACC ← x					
Allected liag(s)	то	PDF	OV	Z	AC	С
MOV [m],A	Move the	accumula	itor to data	memory		
Description	The conte memories		accumula	tor are cop	pied to the	specified
Operation	[m] ←AC	C				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				_		
				1		
NOP	No opera					20. 0
Description		-		cecution co		/ith the ne
Operation	Program	Counter ←	- Program	Counter+	1	
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
OR A,[m]	Logical O	R accumu	lator with	data mem	ory	
Description	Data in th	e accumu	lator and	the specifi	ed data m	emory (or
	form a bit	wise logic	al_OR ope	eration. Th	e result is	stored in
Operation	$ACC \leftarrow A$	CC "OR"	[m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				\checkmark		
OR A,x	Logical O	R immedi	ate data to	the accur	nulator	
Description	0			the specif		erform a l
-			in the acc	-		
Operation	$ACC \leftarrow A$	CC "OR"	х			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_	\checkmark	_	
ORM A,[m]	Logical O	R data me	emorv with	the accur	nulator	
Description	0		-	ne of the		ories) and
			• •	The resul		,
Operation	[m] ←AC	C "OR" [m	1]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				T	1	1



RET	Return fro	m subrou	tino						
Description			er is restor	red from th	ie stack. T	his is a 2-			
Operation	Program Counter ← Stack								
Affected flag(s)									
	TO PDF OV Z AC C								
	_								
				1	1				
RET A,x		•	nmediate o						
Description	The program counter is restored from the stack and the accumulator loaded with the fied 8-bit immediate data.								
Operation	Program	Counter ←	 Stack 						
	$ACC \leftarrow x$								
Affected flag(s)									
	ТО	PDF	OV	Z	AC	C			
			_						
RETI	Return fro	m interru	pt						
Description			er is restor	ed from th	e stack, a	nd interrup			
	EMI bit. E	MI is the	enable ma	ster (globa	al) interrup	t bit.			
Operation	Program	Counter ←	 Stack 						
	EMI ← 1								
Affected flag(s)				-					
	ТО	PDF	OV	Z	AC	C			
		—							
RL [m]	Rotate da	ta memor	y left						
Description			specified d	lata memo	ry are rota	ted 1 bit le			
Operation	[m].(i+1) <	— [m].i; [n	n].i:bit i of t	he data m	emory (i=0	0~6)			
	[m].0 ← [r	n].7							
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
		_	_	_	_	_			
	Detata da	to man	ا معامل		14 in the co				
RLA [m]			y left and						
Description			d data men accumula						
Operation			[m].i:bit i o						
-	ACC.0 ←				- , (-	,			
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
	_	_				_			
	L				-	1			



RLC [m]	Rotate data memory left through carry	
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. E	Bit 7 re-
· · · · · · · ·	places the carry bit; the original carry flag is rotated into the bit 0 position.	
Operation	$[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$	
	$[m].0 \leftarrow C$	
Affected flag(s)	C ← [m].7	
Allected liag(3)	TO PDF OV Z AC C	
RLCA [m]	Rotate left through carry and place result in the accumulator	
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replace carry bit and the original carry flag is rotated into bit 0 position. The rotated result is in the accumulator but the contents of the data memory remain unchanged.	
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)	
	ACC.($(+1) \leftarrow [m]$, [m]. but for the data memory (-0.00) ACC.0 \leftarrow C	
	C ← [m].7	
Affected flag(s)		
	TO PDF OV Z AC C	
RR [m]	Rotate data memory right	
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to	hit 7
Operation	$[m]$. $i \leftarrow [m]$. $(i+1); [m]$.i:bit i of the data memory (i=0~6)	on r.
	[m].7 \leftarrow [m].0	
Affected flag(s)		
	TO PDF OV Z AC C	
RRA [m]	Rotate right and place result in the accumulator	
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, 1 the rotated result in the accumulator. The contents of the data memory remain uncha	-
Operation	ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)	U
	ACC.7 ← [m].0	
Affected flag(s)		
	TO PDF OV Z AC C	
RRC [m]	Rotate data memory right through carry	
Description	The contents of the specified data memory and the carry flag are together rotate	d 1 hit
Description	right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 posi	
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C	
	C ← [m].0	
Affected flag(s)		
	TO PDF OV Z AC C	



	D <i>i i i</i>					
RRCA [m]	÷	÷	-	l place res		
Description	the carry b	it and the	original ca	mory and t arry flag is e contents	rotated into	o the bit 7
Operation	ACC.i ← [ACC.7 ←		m].i:bit i o	f the data i	memory (i=	=0~6)
	C ← [m].0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	—	—		\checkmark
SBC A,[m]	Subtract c	lata memo	ory and ca	rry from th	e accumu	ator
Description			•	data memo leaving th	•	
Operation	$ACC \leftarrow A$	CC+[m]+(C			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	V	\checkmark
SBCM A,[m]			-	rry from th		
Description			•	data memo leaving th	•	
Operation			unnulator,	leaving th	e result in	ine uala n
Operation	$[m] \leftarrow AC$	C+[m]+C				
Affected flag(s)	ТО		OV	7	40	<u> </u>
	ТО	PDF	-	Z	AC	C
		_			\checkmark	
SDZ [m]	Skip if deo	rement d	ata memo	ry is 0		
Description	instruction instruction tion (2 cyc	is skippe execution les). Othe	d. If the re n, is discar erwise pro	lata memo sult is 0, th ded and a ceed with	ne following dummy cy	g instructio cle is repla
Operation	Skip if ([m]–1)=0, [n	n] ← ([m]–	1)		
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
	_	—	_	_	_	_
SDZA [m]	Decremer	nt data me	emory and	place resu	ult in ACC.	skip if 0
Description				lata memo		
·	instructior unchange execution	is skippe d. If the re is discare	d. The rest sult is 0, th ded and a	ult is stored ne following dummy cy the next i	d in the acc g instructio cle is repla	cumulator l n, fetched aced to ge
Operation	Skip if ([m]–1)=0, A	CC ← ([m]]–1)		
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_	_	_		_
			1	1	1	1



	Cot doto r						
SET [m] Description	Set data r	-	ified data	memory is	set to 1		
		-	meu uala	memory is	Set to 1.		
Operation	$[m] \leftarrow FFI$	7					
Affected flag(s)	то		0)/	7	4.0	<u> </u>]
	ТО	PDF	OV	Z	AC	С	-
	_						
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	specified	data mem	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С]
	_						-
]
SIZ [m]	Skip if inc	rement da	ta memor	y is 0			
Description			•		5		by 1. If the result is 0, the fol-
	-			-			kecution, is discarded and a les). Otherwise proceed with
	the next ir		-				
Operation	Skip if ([m]+1)=0, [m	n] ← ([m]+	1)			
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	_						-
]
SIZA [m]	Increment	t data men	nory and p	lace resul	t in ACC, s	skip if 0	
Description			•		•		by 1. If the result is 0, the next ulator. The data memory re-
							fetched during the current in-
							replaced to get the proper
					d with the	next instru	uction (1 cycle).
Operation	Skip if ([m]+1)=0, A0	CC ← ([m]	+1)			
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
	_	—					
SNZ [m].i	Skin if hit	i of the da	ta memory	is not 0			
Description					0 the next	tinstructio	n is skipped. If bit i of the data
Description		•		•			current instruction execution,
					-	the proper	instruction (2 cycles). Other-
			ne next ins	struction (1	cycle).		
Operation	Skip if [m]	.i≠0					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
				—		—	



	Subtract data r	memory from the	ne accumu	llator						
Description	The specified data memory is subtracted from the contents of the accumulator, leaving result in the accumulator.									
Operation	$ACC \leftarrow ACC+$	$ACC \leftarrow ACC + [\overline{m}] + 1$								
Affected flag(s)						7				
	TO PI	DF OV	Z	AC	С					
		√	\checkmark	\checkmark	\checkmark					
SUBM A,[m]	Subtract data r	memory from th	ne accumu	llator						
Description		The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.								
Operation	$[m] \leftarrow ACC+[m]$	ī]+1								
Affected flag(s)						7				
	TO PI	DF OV	Z	AC	С	_				
	_ -	_ √	\checkmark	\checkmark	\checkmark					
Operation Affected flag(s)	$ACC \leftarrow ACC + $, +1								
Anecieu nag(s)	[1				
Anevieu lidy(s)	TO PI	DF OV	Z	AC	С					
	TO PI	DF OV _ √	Z √	AC √	C √]				
SWAP [m]	TO PI	√	\checkmark	-	_					
	Swap nibbles v	√ vithin the data and high-order	√ memory		V	nemory (1 of the data mem				
SWAP [m]	Swap nibbles v	√ vithin the data and high-order hanged.	√ memory		V	nemory (1 of the data mem				
SWAP [m] Description	Swap nibbles w The low-order ries) are intercl	√ vithin the data and high-order hanged.	√ memory		V	nemory (1 of the data mem				
SWAP [m] Description Operation	Swap nibbles v The low-order ries) are intercl [m].3~[m].0 ↔	√ vithin the data and high-order hanged.	√ memory		V	nemory (1 of the data mem				
SWAP [m] Description Operation	Swap nibbles v The low-order ries) are intercl [m].3~[m].0 ↔		√ memory nibbles of	√	√	nemory (1 of the data mem				
SWAP [m] Description Operation	Swap nibbles v The low-order ries) are intercl [m].3~[m].0 ↔		√ memory nibbles of Z	√ The specif	fied data m	hemory (1 of the data mem				
SWAP [m] Description Operation Affected flag(s)			√ memory nibbles of Z e result in t nibbles of	√ f the specifi AC 	v fied data m C ulator ed data me	hemory (1 of the data mem				
SWAP [m] Description Operation Affected flag(s)			✓ memory nibbles of Z → result in t nibbles of tor. The co	√ f the specifi AC 	v fied data m C ulator ed data me	emory are interchanged, w				
SWAP [m] Description Operation Affected flag(s) SWAPA [m] Description			✓ memory nibbles of Z → result in t nibbles of tor. The co	√ f the specifi AC 	v fied data m C ulator ed data me	emory are interchanged, w				

_



SZ [m]	Skip if dat		, ,					
Description	If the contents of the specified data memory are 0, the following instruction, fetched duri the current instruction execution, is discarded and a dummy cycle is replaced to get t proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).							
Operation	Skip if [m]	=0						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
					_			
SZA [m]	Move data	a memory	to ACC, s	kip if 0				
Description	The contents of the specified data memory are copied to the accumulator. If the content 0, the following instruction, fetched during the current instruction execution, is discard and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proce with the next instruction (1 cycle).							
Operation	Skip if [m]	=0						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_		_		_			
SZ [m].i	Skip ii bit	i oi the da	ata memory	/ 15 0				
Operation Affected flag(s)	Skip if [m]	,	erwise proo	ceea with	the next in	struction (i cycie).	
/	ТО	PDF	OV	Z	AC	С		
					_	-		
						—		
TABRDC [m]	 Move the	ROM cod	e (current	page) to 1	BLH and	data memo	ρrγ	
TABRDC [m] Description	The low by	yte of ROI		rrent page	e) addresse	ed by the ta	ory able pointer (o TBLH dired	, ,
	The low by to the spe [m] ← RO	yte of ROI cified data M code (I	M code (cu a memory	rrent page and the hi	e) addresse	ed by the ta	able pointer (, ,
Description Operation	The low by to the spe [m] ← RO	yte of ROI cified data M code (I	M code (cu a memory ow byte)	rrent page and the hi	e) addresse	ed by the ta	able pointer (, ,
Description Operation	The low by to the spe [m] ← RO	yte of ROI cified data M code (I	M code (cu a memory ow byte)	rrent page and the hi	e) addresse	ed by the ta	able pointer (, ,
Description Operation	The low by to the spe $[m] \leftarrow RO$ TBLH $\leftarrow F$	yte of ROI cified data M code (I ROM code	M code (cu a memory ow byte) e (high byte	rrent page and the hi	e) addresso gh byte tra	ed by the ta ansferred t	able pointer (, ,
Operation Affected flag(s)	The low by to the spe [m] ← RO TBLH ← F TO	yte of ROI cified data M code (I ROM code PDF	M code (cu a memory ow byte) e (high byte OV	rrent page and the hi e) Z	e) addresse gh byte tra AC	ed by the ta ansferred to C	able pointer (, ,
Description Operation Affected flag(s)	The low by to the spe $[m] \leftarrow RO$ TBLH $\leftarrow R$ TO TO Move the	yte of ROI cified data M code (I ROM code PDF 	M code (cu a memory ow byte) e (high byte OV	rrent page and the hi e) Z re) to TBL	e) addresse gh byte tra AC — H and data	ed by the ta ansferred to C a memory	able pointer (ctly.
Description Operation Affected flag(s)	The low by to the spectrum $[m] \leftarrow RO$ TBLH $\leftarrow RO$ TBLH $\leftarrow RO$ Move the The low by	yte of ROI cified data M code (I ROM code PDF 	M code (cu a memory ow byte) e (high byte OV	rrent page and the hi e) Z (e) to TBL st page) a	e) addresse gh byte tra AC — H and data ddressed	C C a memory by the table	e pointer (TE	ctly.
Description Operation Affected flag(s)	The low by to the spe $[m] \leftarrow RO$ TBLH $\leftarrow F$ TO — Move the The low by the data n $[m] \leftarrow RO$	yte of ROI cified data M code (I ROM code PDF 	M code (cu a memory ow byte) e (high byte OV e (last pag M code (la nd the high	rrent page and the hi e) Z (me) to TBL st page) a byte tran	e) addresse gh byte tra AC — H and data ddressed	C C a memory by the table	e pointer (TE	ctly.
Description Operation Affected flag(s) TABRDL [m] Description	The low by to the spe $[m] \leftarrow RO$ TBLH $\leftarrow F$ TO — Move the The low by the data n $[m] \leftarrow RO$	yte of ROI cified data M code (I ROM code PDF 	M code (cu a memory ow byte) e (high byte OV e (last pag M code (la nd the high ow byte)	rrent page and the hi e) Z (me) to TBL st page) a byte tran	e) addresse gh byte tra AC — H and data ddressed	C C a memory by the table	e pointer (TE	ctly.
Description Operation Affected flag(s) TABRDL [m] Description Operation	The low by to the spe $[m] \leftarrow RO$ TBLH $\leftarrow F$ TO — Move the The low by the data n $[m] \leftarrow RO$	yte of ROI cified data M code (I ROM code PDF 	M code (cu a memory ow byte) e (high byte OV e (last pag M code (la nd the high ow byte)	rrent page and the hi e) Z (me) to TBL st page) a byte tran	e) addresse gh byte tra AC — H and data ddressed	C C a memory by the table	e pointer (TE	ctly.
Description Operation Affected flag(s) TABRDL [m] Description Operation	The low by to the spe $[m] \leftarrow RO$ TBLH $\leftarrow F$ TO — Move the The low by the data m $[m] \leftarrow RO$ TBLH $\leftarrow F$	yte of ROI cified data M code (I ROM code PDF 	M code (cu a memory ow byte) e (high byte OV e (last pag M code (la nd the high ow byte) e (high byte	rrent page and the hi e) Z e) to TBL st page) a byte tran	e) addresse gh byte tra AC — H and data ddressed sferred to	C	e pointer (TE	ctly.




XOR A,[m]	Logical X	DR accum	ulator with	data men	nory	
Description			lator and t and the res			
Operation	$ACC \gets A$	CC "XOR	" [m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_	\checkmark		
XORM A,[m]	Logical X	DR data n	nemory wit	h the accu	mulator	
Description			d data me The result	5		•
Operation	$[m] \gets AC$	C "XOR"	[m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				\checkmark		
XOR A,x	Logical X	OR immed	diate data t	o the accu	mulator	
	Data in the	e accumul	ator and th		l data perf	orm a bitv
Description	eration. T	ne result i	s stored in	the accun	ulator. Th	e 0 flag is
·	eration. T ACC \leftarrow A			the accun	ulator. Th	e 0 flag is
Description Operation Affected flag(s)				the accun	nulator. Th	e 0 flag is
Operation				the accun	AC	e 0 flag is C



Package Information

52-pin QFP (14×14) Outline Dimensions



Complete	Dimensions in mm							
Symbol	Min.	Nom.	Max.					
A	17.3	_	17.5					
В	13.9	_	14.1					
С	17.3		17.5					
D	13.9		14.1					
E		1						
F		0.4	_					
G	2.5		3.1					
н			3.4					
I		0.1	_					
J	0.73		1.03					
К	0.1		0.2					
α	0°	—	7 °					



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590

Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.