查询H6006供应商

捷多邦,专业PCB打样工厂,24小时加急出货

EM MICROELECTRONIC - MARIN SA





## Failsafe Watchdog

## Description


The H6006 is a monolithic low power CMOS device combining a programmable digital timer and a series of voltage comparators on the same chip. The device is specially convenient for Watch-Dog functions such as microprocessor and supply voltage monitoring. The watchdog part is designed to be used in all applications where it is important that after the occurrence of a malfunction the microprocessor system is stopped to avoid further damage. The timeout warning signal ( $\overline{TO}$ ) can be used to try to reactivate the system before halting it. The voltage monitoring part provides double security by combining both unregulated voltage and regulated voltage monitoring simultaneously. The H6006 initializes the poweron reset after  $V_{IN}$  reached  $V_{SH}$  and  $V_{DD}$  raises above 3.5 V. If  $V_{\text{IN}}$  drops below  $V_{\text{SL}},$  the H6006 gives an advanced warning signal for register saving and if the voltage drops further below  $V_{RL}$ ,  $\overline{RES}$  goes active. The H6006 functions at any supply voltage down to 1.5 V and is therefore particularly suited for start-up and shut-down control of microprocessor WWW.DZSC.COM systems

#### Features

- □ Failsafe watchdog function: timeout warning after 1st timeout period, reset after 2nd timeout period, reset remains active to avoid further failures
- Standard timeout period and power-on reset time (10 ms), externally programmable if required
- □ V<sub>IN</sub> monitoring with 3 standard or programmable trigger voltages for: power-on reset initialization, advanced power-fail warning (SAVE), reset at power-down (RES)
- $\hfill V_{DD}$  monitoring: power-on reset initialization enabled only if  $V_{DD} \ge 3.5 \ V$
- Internal voltage reference
- Works down to 1.5 V supply voltage
- Push-pull or Open drain outputs
- Low current consumption
- Available for normal and extended temperature range
- SO8 package


## Applications

- Microprocessor and microcontroller systems
- Point of sales equipment
  - Telecom products
  - Automotive subsystems



## Typical Operating Configuration

## Pin Assignment







## **Absolute Maximum Ratings**

Parameter	Symbol	Conditions
Voltage V <sub>DD</sub> to V <sub>SS</sub>	V <sub>DD</sub>	-0.3 to +8 V
Voltage at any pin to V <sub>SS</sub>	V <sub>MIN</sub>	-0.3
Voltage at any pin to V <sub>DD</sub> (except	V <sub>MAX</sub>	+0.3
V <sub>IN</sub> )		
Voltage at V <sub>IN</sub> to V <sub>SS</sub>	VINMAX	+15 V
Current at any output	I <sub>MAX</sub>	±10 mA
Storage temperature	T <sub>STO</sub>	-65 +150 °C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

### Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component.

Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

### **Operating Conditions**

Parameter	Symbol	Min.	Тур	Max.	Units
Operating temperature					
Industrial	T <sub>AI</sub>	-40		+85	°C
Supply voltage	$V_{DD}$	1.5		5.5	V
Comparator input					
voltage					
Version A2, A3,	VIN	0		$V_{DD}$	V
B2,B3					
Version B1	VIN	0		12	V
RC-oscillator					
programming					
(see Fig. 15)					
External capacitance	C1			100	nF
External resistance	R1	10			kΩ

Table 2

## **Electrical Characteristics**

 $V_{DD}$  = 5.0 V,  $T_A$  = -40 to +85 °C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
V <sub>DD</sub> activation threshold	V <sub>ON</sub>	T <sub>A</sub> = 25 °C	3		3.5	V
V <sub>DD</sub> deactivation threshold	VOFF	T <sub>A</sub> = 25 °C		V <sub>ON</sub> - 1.5		V
Supply current	I <sub>DD</sub>	RC open, TCL= 5 V, $V_{IN}$ = 0 V		50	140	μA
Input $V_{IN}$ , TCL						
Leakage current	I <sub>IP</sub>	$V_{SS} \leq V_{IP} \leq V_{DD};$				
-		T <sub>A</sub> = 85 °C		0.005	1	μA
Input current on pin V <sub>IN</sub>	I <sub>IN</sub>	Version B1; V <sub>IN</sub> = 10 V		100	180	μA
TCL input low level	VIL				0.8	V
TCL input high level	VIH		2.4			V
TO, RES. SAVE Outputs						
Leakage current	I <sub>OLK</sub>	Versions A2, A3;				
-		$V_{OUT} = V_{DD}$		0.05	1	μA
Drive currents (all versions)	I <sub>OL</sub>	V <sub>OL</sub> = 0.4 V	3.2	8		mA
	I <sub>OL</sub>	$V_{DD}$ = 3.5 V; $V_{OL}$ = 0.4 V	2			mA
	IOL	V <sub>DD</sub> = 1.6 V; V <sub>OL</sub> = 0.4 V	80			μA
Drive currents	I <sub>OH</sub>	V <sub>OH</sub> = 4.0 V	3.2	8		mA
(versions B1, B2, B3) <sup>1)</sup>	I <sub>OH</sub>	$V_{DD}$ = 3.5 V; $V_{OH} \ge 2.8$ V	2			mA
	lон	V <sub>DD</sub> = 1.6 V; V <sub>OH</sub> = V <sub>DD</sub> -0.4	80			μA

<sup>1)</sup>Versions: An = open drain outputs; Bn = push-pull outputs

## V<sub>IN</sub> Surveillance

Voltage thresholds at T<sub>A</sub> = 25 °C

Version <sup>1)</sup>	Comparator Reference	Input Resistance R <sub>VIN</sub>	Thresholds	Threshold Tolerance	Ratio Tolerance <sup>3)</sup>
B1	V <sub>DD</sub>	100kΩ	9.00 8.00 7.00 <sup>2)</sup>	± 5%	+2%
A2, B2	V <sub>DD</sub>	~100MΩ	2.25 2.00 1.75 <sup>2)</sup>	$\pm$ 5%	+2%
A3, B3	Band-gap reference	~100MΩ	2.00 1.95 1.90	± 10%	+2%

<sup>1)</sup>Versions: An = open drain outputs; Bn = push-pull outputs

 $^{2)}$  at V<sub>DD</sub> = 5 V

 $^{3)}$  Threshold ratio as  $V_{SH}/V_{SL}$  or  $V_{SL}/V_{RL}$ 

Table 3




## **Timing Characteristics**


 $V_{DD}$  = 5.0 V,  $T_A$  = -40 °C to +85 °C, unless otherwise specified


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays						
TCL to output pins	T <sub>DIDO</sub>			250	500	ns
V <sub>IN</sub> to output pins	T <sub>AIDO</sub>	Excluding debounce time T <sub>DB</sub>		4	10	μS
Logic transition times on all output pins	T <sub>TR</sub>	Load 10 kΩ, 100 pF		30	100	ns
Timeout period	T <sub>TO</sub>	RC open, unshielded , T <sub>A</sub> =25 °C	6	10	16	ms
	T <sub>TO</sub>	RC open, unshielded (not tested)	4.5		20	ms
$T_{TCL}$ input pulse width	T <sub>TCL</sub>		150			ns
Power-on reset debounce	T <sub>DB</sub>			$T_{TO/32}$		ms

Table 5

Timing Waveforms Voltage Reaction: V<sub>DD</sub> Monitoring












## **Timer Reaction**



## **Combined Voltage and Timer Reaction**



## **Block Diagram**





### **Pin Description**

Pin	Name	Function	
1	V <sub>IN</sub>	Voltage monitoring input	
2	TCL	Timer clear input signal	
3	RC	RC oscillator tuning input	
4	Vss	GND terminal	
5	RES	Reset output	
6	SAVE	Save output	
7	TO	Timer output signal	
8	V <sub>DD</sub>	Positive supply voltage terminal	
		•	Table

#### **Functional Description**

#### **Supply Lines**

The circuit is powered through the  $V_{\text{DD}}$  and  $V_{\text{SS}}$  pins. It monitors both its own  $V_{\text{DD}}$  supply and a voltage applied to the  $V_{\text{IN}}$  input.

#### **V**<sub>DD</sub> Monitoring

During power-up the V<sub>IN</sub> monitoring is disabled and  $\overline{RES}$  and  $\overline{SAVE}$  stay active low as long as V<sub>DD</sub> is below V<sub>ON</sub> (3.5 V). As soon as V<sub>DD</sub> reaches the V<sub>ON</sub> level, the state of the outputs depend on the watchdog timer and the volt-age at V<sub>IN</sub> relative to the thresholds (see Fig. 3 and 4). If the supply voltage V<sub>DD</sub> falls back below V<sub>OFF</sub> (1.5 V) the watchdog timer and the V<sub>IN</sub> monitoring are disabled and the outputs  $\overline{SAVE}$  and  $\overline{RES}$  are active low. The V<sub>DD</sub> line should be free of spikes.

#### **VIN Monitoring**


The analog voltage comparators compare the voltage applied to V<sub>IN</sub> (typically connected to the input of the voltage regulator) with the stabilized supply voltage V<sub>DD</sub> (versions B1, A2, B2) or with the bandgap voltage (versions A3, B3) (see Fig. 7). At power-up, when V<sub>DD</sub> reached V<sub>ON</sub> and V<sub>IN</sub> reaches the V<sub>SH</sub> level, the SAVE output goes high, and the timer starts running, setting RES high after the time T<sub>TO</sub> (see Fig. 4). If V<sub>IN</sub> falls below V<sub>SL</sub>, the SAVE output goes low and stays low until V<sub>IN</sub> rises again above V<sub>SH</sub>. If V<sub>IN</sub> falls below the voltage V<sub>RL</sub>, the RES output will go low and the on-chip timer will stop. When V<sub>IN</sub> rises again above V<sub>SH</sub>, the timer will initiate a power-up sequence. The RES output may however be influenced independently of the voltage AI Timer Action". Monitoring the rough DC side of the regulator as shown in Fig. 12 is the only way to have advanced warning at power-down. Spikes on V<sub>IN</sub> should be filtered if they are likely to drop below V<sub>SL</sub>.

The combination of  $V_{\rm IN}$  and  $V_{\rm DD}$  monitoring provide high system security: if  $V_{\rm IN}$  rises much faster than  $V_{\rm DD}$ , then the device starts the power-on sequence only when  $V_{\rm DD}$  reached  $V_{\rm ON}$  (Fig. 3). Short circuits on the regulated supply voltage can be detected.

### Voltage Thresholds on V<sub>IN</sub>

The H6006 is available with 3 different sets of thresholds:


H6006




Version B1: with internal voltage divider, resulting in

thresholds for direct monitoring of the unregulated voltage

**Version A2, B2:** for monitoring of all unregulated voltage, where custom programming is required. Fixed resistor values can be used for programming.



**Version A3, B3:** for monitoring of regulated voltage, where no unregulated voltage is available (the tolerance is  $\pm 10$  %, see Table 4. For tighter tolerances, trimming can be used, see Fig. 10).





Monitoring of the unregulated voltage require versions B1, A2 and B2. The versions are based on the principle that  $V_{DD}$  rises with  $V_{\rm IN}$  on power-up and  $V_{DD}$  holds up for a certain time after  $V_{\rm IN}$  starts dropping on power-down. The version B1 has a 100 k $\Omega$  nominal resistance from  $V_{\rm IN}$  to  $V_{SS}$  (internal voltage divider). The versions A2, B2, A3 and B3 have high impedance  $V_{\rm IN}$  inputs (see Fig. 7 and Table 4) for external threshold voltage programming by a voltage divider on pin  $V_{\rm IN}$ . The levels obtained are proportional to the internal levels  $V_{SH}, \ V_{SL}$  and  $V_{RL}$  on the chip itself (see Electrical Specifications).

## **Timer Programming**

With pin RC unconnected, the on-chip RC oscillator together with its divider chain give a timeout  $T_{TO}$  of typically 10 ms. For programming a different  $T_{TO}$ , an approximation for calculating component values is given by the formula:

$$T_{TO} = \left| 0.75 + \frac{(32 + C_1) \cdot 1.6}{5.5 + \frac{V_{DD} - 0.8}{R_1}} \right| \cdot 1.024$$

 $\label{eq:R1} \begin{array}{l} R_1\,\text{min.} = 10\;\text{k}\Omega,\,C_{1\,\text{max.}} = 1\;\mu\text{F}\\ \text{If}\;R_1\;\text{is in}\;M\Omega\;\text{and}\;C_1\;\text{in}\;\text{pF},\,T_{\text{TO}}\;\text{will be in ms.} \end{array}$ 

Thus, a resistor decreases and a capacitor increases the interval to timeout. By using both external components, excellent temperature stability of  $T_{TO}$  can be achieved. With  $\overline{TCL}$  tied to either  $V_{DD}$  or  $V_{SS}$ , a precise square wave of period 2 x  $T_{TO}$  is generated at the output  $\overline{TO}$ . The oscillator and watchdog timer run so long as the chip is powered with at least the minimum positive supply voltage specified ( $V_{ON}$ ), and so long as  $V_{IN}$  remains above the level  $V_{RL}$  after a power-up sequence. If the timer function is not required, input  $\overline{TCL}$  should be tied to output  $\overline{TO}$  to give a simple voltage monitor (see Fig. 14).

## **Typical Applications**

#### >9 V 5 V Voltage Monitored Regulator Voltage R<sub>1</sub> = 470 kΩ $V_{DD}$ VIN Adress SEL Decoder TO TCL H6006 SAVE RC I atched Address Bus C1 = RES Vss 220 pF RD RAM CS Disable RESET IR 1 Microprocessor IR 2 T<sub>TO</sub> =~ 30 ms Fig. 11

## Timer Clearing and $\overline{\mathsf{RES}}$ Action


A negative edge or a negative pulse at the TCL input longer than 150 ns will reset the timer and set TO high. If a further TCL signal edge or pulse is applied before  $T_{TO}$ timeout, TO will stay high and the timer will again be reset to zero (see Fig. 5). If no TCL signal is applied before the  $T_{TO}$  timeout, TO will start to generate a square wave of period 2 x  $T_{TO}$  starting with a low state. If no TCL signal is applied during the first low state of TO, then the RES output will go low and stay low until the next TCL signal, or until a fresh power-up sequence.

#### **Combined Voltage and Timer Action**


The combination of voltage and timer action is illustrated by the sequence of events shown in Fig. 6. One timeout period after  $V_{IN}$  reached  $V_{SH}$ , during power-up,  $\overline{RES}$  goes inactive high. No TCL pulse will have any effect until this power-on reset delay is completed. After completing the power-up sequence the watchdog timer starts acting. If no TCL pulse occurs, the timeout warning  $\overline{TO}$  goes active low after one timeout period  $T_{TO}$ . After each subsequent timeout period without a timer clear pulse  $\overline{TCL}$ ,  $\overline{TO}$  changes its polarity providing a square wave signal. RES activates at the end of the first low state of the TO signal. A TCL pulse clears the watchdog timer and resets the  $\overline{\text{TO}}$  and  $\overline{\text{RES}}$  output inactive high again. A voltage drop below the V<sub>RL</sub> level overrides the timer and immediately forces RES and  $\overline{SAVE}$  active low and disables  $\overline{TO}$ . Any further  $\overline{TCL}$  pulse has no effect until the next power-up sequence has complete



## Voltage Monitor with Spike Suppression





## Watchdog and Power-On Reset



### **External Programming of RC Oscillator**


## $V_{\text{DD}}$ Monitoring and Power-On Reset







## Package Information Dimensions of 8-Pin SOIC Package



## **Ordering Information**

When ordering, please specify the complete Part Number

Part Number	Version	Threshol d (see Table 4)	Outpu t Type	Package	Delivery Form	Package Marking (first line)	Temperature Range		
H6006A2SO8A	A2	2.00		8-pin SOIC	Stick	6006A2			
H6006A2SO8B	72	2.00	Open	8-pin SOIC	Tape & Reel	6006A2			
H6006A3SO8A*	A3	1.95 drain	drain	8-pin SOIC	Stick	6006A3			
H6006A3SO8B*			8-pin SOIC	Tape & Reel	6006A3				
H6006B1SO8A	B1	8.00		8-pin SOIC	Stick	6006B1	-40 to +85 °C		
H6006B1SO8B*	ы		0.00		8-pin SOIC	Tape & Reel	6006B1	-4010105 0	
H6006B2SO8A	B2	2.00	Push-	8-pin SOIC	Stick	6006B2			
H6006B2SO8B	DZ	2.00 F	2.00	2.00	pull	8-pin SOIC	Tape & Reel	6006B2	
H6006B3SO8A	B3	1.95		8-pin SOIC	Stick	6006B3			
H6006B3SO8B	50	1.95		8-pin SOIC	Tape & Reel	6006B3			

\* = non stock item. Might be available on request and upon minimum order quantity (please contact EM Microelectronic).

Note: Other versions are no longer available

EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marin SA product. EM Microelectronic-Marin SA reserves the right to change the circuitry and specifications without notice at any time. You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version.