

Low Skew, 1-TO-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

GENERAL DESCRIPTION



The ICS85314I-01 is a low skew, high performance 1-to-5 Differential-to-2.5V/3.3V LVPECL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS85314I-01 has two selectable clock


inputs. The CLK0, nCLK0 pair can accept most standard differential input levels. The single-ended CLK1 can accept LVCMOS or LVTTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS85314I-01 ideal for those applications demanding well defined performance and repeatability.


FEATURES

- 5 differential 2.5V/3.3V LVPECL outputs
- Selectable differential CLK0, nCLK0 or LVCMOS inputs
- CLK0, nCLK0 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 700MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 30ps (maximum), TSSOP package
 50ps (maximum), SOIC package
- Part-to-part skew: 350ps (maximum)
- Propagation delay: 1.8ns (maximum)
- RMS phase jitter @ 155.52MHz (12kHz 20MHz): 0.05ps (typical)
- LVPECL mode operating voltage supply range: $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS85314I-01 20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm Package Body **G Package** Top View

ICS85314I-01

20-Lead SOIC

7.5mm x 12.8mm x 2.3mm Package Body **M Package**

M Package Top View



Low Skew, 1-to-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.
5, 6	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.
7, 8	Q3, nQ3	Output		Differential output pair. LVPECL interface levels.
9, 10	Q4, nQ4	Output		Differential output pair. LVPECL interface levels.
11	V _{EE}	Power		Negative supply pin.
12	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0, nCLK0 inputs. LVTTL / LVCMOS interface levels.
13, 17	nc	Unused		No connect.
14	nCLK0	Input	Pullup	Inverting differential clock input.
15	CLK0	Input	Pulldown	Non-inverting differential clock input.
16	CLK1	Input	Pulldown	Clock input. LVTTL / LVCMOS interface levels.
18, 20	V _{cc}	Power		Positive supply pins.
19	nCLK_EN	Input	Pulldown	Synchronizing clock enable. When LOW, clock outputs follow clock input. When HIGH, Q outputs are forced low, nQ outputs are forced high. LVTTL / LVCMOS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

Low Skew, 1-to-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Outputs		
nCLK_EN	CLK_SEL	Selected Source	Q0:Q4	nQ0:nQ4	
0	0	CLK0, nCLK0	Enabled	Enabled	
0	1	CLK1	Enabled	Enabled	
1	0	CLK0, nCLK0	Disabled; LOW	Disabled; HIGH	
1	1	CLK1	Disabled; LOW	Disabled; HIGH	

After nCLK_EN switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0, nCLK0 and CLK1 inputs as described in Table 3B.




TABLE 3B. CLOCK INPUT FUNCTION TABLE

In	iputs	Out	puts	Innut to Output Made	Delevity
CLK0 or CLK1	nCLK0	Q0:Q4	nQ0:nQ4	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting



Low Skew, 1-TO-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, $V_{\rm l}$ -0.5V to $V_{\rm CC}$ + 0.5V

Outputs, I₀

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA}

20 Lead TSSOP 73.2°C/W (0 lfpm) 20 Lead SOIC 46.2°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		2.375	3.3	3.8	V
I _{EE}	Power Supply Current				80	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
W	Input High Voltage	nCLK_EN, CLK_SEL		2		V _{cc} + 0.3	V
V _{IH}	input High voltage	CLK1		2		V _{cc} + 0.3	V
.,	Input Low Voltage	nCLK_EN, CLK_SEL		-0.3		0.8	V
V _{IL}	Input Low Voltage	CLK1		-0.3		1.3	V
I _{IH}	Input High Current	CLK1, CLK_SEL, nCLK_EN	$V_{IN} = V_{CC} = 3.8V$			150	μΑ
I _{IL}	Input Low Current	CLK1, CLK_SEL, nCLK_EN	$V_{CC} = 3.8V, V_{IN} = 0V$	-5			μΑ

Table 4C. Differential DC Characteristics, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, $TA = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Innut High Current	nCLK0	$V_{CC} = V_{IN} = 3.8V$			5	μΑ
I I _{IH}	Input High Current	CLK0	$V_{CC} = V_{IN} = 3.8V$			150	μΑ
	Input Low Current	nCLK0	$V_{CC} = 3.8V$, $V_{IN} = 0V$	-150			μΑ
' _{IL}	Input Low Current		$V_{CC} = 3.8V, V_{IN} = 0V$	-5			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ut Voltage;		0.5		V _{CC} - 0.85	V

NOTE 1: For single ended applications the maximum input voltage for CLK0, nCLK0 is V_{CC} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{IH}.



Low Skew, 1-TO-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

Table 4D. LVPECL DC Characteristics, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to V $_{\!\scriptscriptstyle CC}$ - 2V.

Table 5. AC Characteristics, $V_{CC} = 2.375V$ to 3.8V, $V_{FF} = 0V$, Ta = -40° C to 85° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
4	Output Fraguanay	CLK0, nCLK0				700	MHz
I _{MAX}	Output Frequency	CLK1				300	MHz
tjit (Ø)	RMS Phase Jitter (Ra	ndom); NOTE 5	Integration Range: (12kHz - 20MHz)		0.05		ps
tp _{LH}	Propagation Delay, Lo	w to High; NOTE 1		1.0	1.4	1.8	ns
tol(a)	Output Skew;	TSSOP Package				30	ps
tsk(o)	NOTE 3, 6	SOIC Package				50	ps
tsk(pp)	Part-to-Part Skew; NO	TE 4, 6				350	ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	200		700	ps
ada	Output Duty Ovolo	CLK0, nCLK0	<i>f</i> ≤ 700MHz	45		55	%
odc	Output Duty Cycle	CLK1	<i>f</i> ≤ 250MHz	45		55	%

All parameters measured at f_{MAX} unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Measured from $V_{\rm cc}/2$ input crossing point to the differential output crossing point.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 5: Please refer to the Phase Noise Plot.

NOTE 6: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, 1-to-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

Typical Phase Noise at 155.52MHz





OFFSET FREQUENCY (Hz)



Low Skew, 1-to-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER


PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT









OUTPUT SKEW

PART-TO-PART SKEW







RMS PHASE JITTER

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




Low Skew, 1-to-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER





PROPAGATION DELAY (DIFFERENTIAL INPUT)

PROPAGATION DELAY (LVCMOS INPUT)



OUTPUT RISE/FALL TIME



Low Skew, 1-TO-5


DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{cc}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{\rm CC}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS: OUTPUTS:

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

CLK/nCLK INPUT:

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

Low Skew, 1-TO-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both $\rm V_{SWING}$ and $\rm V_{OH}$ must meet the $\rm V_{PP}$ and $\rm V_{CMR}$ input requirements. Figures 3A to 3E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 3E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

Low Skew, 1-TO-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

Low Skew, 1-TO-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{CC} - 2V. For V_{CC} = 2.5V, the V_{CC} - 2V is very

close to ground level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

Low Skew, 1-to-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85314I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85314I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.8V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.8V * 80mA = 304mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 5 * 30.2mW = 151mW

Total Power MAX (3.465V, with all outputs switching) = 304mW + 151mW = 455mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{1\Delta} * Pd_total + T_{\Delta}$

Tj = Junction Temperature

 θ_{1A} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.455\text{W} * 66.6^{\circ}\text{C/W} = 115^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6A. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)							
	0	200	500				
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W				
Multi-Layer PCB, JEDEC Standard Test Boards	Multi-Layer PCB, JEDEC Standard Test Boards 73.2°C/W 66.6°C/W 63.5°C/W						
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.							

Table 6B. Thermal Resistance θ_{JA} for 20-pin SOIC, Forced Convection


θ _{JA} by Velocity (Linear Feet per Minute)					
	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W		
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.					

Low Skew, 1-TO-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 6.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 1.0V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 1.0V$$

For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 1V)/50\Omega] * 1V = 20.0mW$$

$$Pd_L = [(V_{\text{OL_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW



Low Skew, 1-to-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

RELIABILITY INFORMATION

Table 7A. $\theta_{JA} \text{vs. Air Flow Table for 20 Lead TSSOP}$

$\theta_{_{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Table 7B. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead SOIC}$

$\theta_{_{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS85314I-01 is: 674

Compatible to part number MC100LVEL14

Low Skew, 1-to-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8A. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWIBOL	Minimum	Maximum	
N	20		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



PACKAGE OUTLINE - M SUFFIX FOR 20 LEAD SOIC




TABLE 8B. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
	Minimum	Maximum	
N	20		
Α		2.65	
A1	0.10		
A2	2.05	2.55	
В	0.33	0.51	
С	0.18	0.32	
D	12.60	13.00	
E	7.40	7.60	
е	1.27 BASIC		
Н	10.00	10.65	
h	0.25	0.75	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-013, MO-119



Low Skew, 1-TO-5

DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS85314BGI-01	ICS85314BI01	20 lead TSSOP	tube	-40°C to 85°C
ICS85314BGI-01T	ICS85314BI01	20 lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS85314BGI-01LF	ICS5314BI01L	20 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS85314BGI-01LFT	ICS5314BI01L	20 lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C
ICS85314BMI-01	ICS85314BI-01	20 lead SOIC	tube	-40°C to 85°C
ICS85314BMI-01T	ICS85314BI-01	20 lead SOIC	1000 tape & reel	-40°C to 85°C
ICS85314BMI-01LF	TBD	20 lead "Lead-Free" SOIC	tube	-40°C to 85°C
ICS85314BMI-01LFT	TBD	20 lead "Lead-Free" SOIC	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



T9

18

ICS85314I-01

Low Skew, 1-to-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

REVISION HISTORY SHEET Rev **Table Page Description of Change** Date Updated Figure 2, Single Ended Signal Diagram. 7 8 Added "Termination for 2.5V LVPECL Outputs" section. 3/31/03 Α 9 Added "Differential Input Interface" section. 15 Corrected Order Number and Marking from Rev. A to Rev. B. Added Phase Noise Bullet to Features section. 1 Changed $C_{\rm IN}$ from 4pF max. to 4pF typical. AC Characteristics Table - added RMS Phase Jitter. 2 T2 T5 5 В 8/11/04 Added Phase Jitter Plot. 6 8 Updated Termination for 3.3V LVPECL Output diagrams. 9 Updated Termination for 2.5V LVPECL Output section. Features section - added SOIC package output skew. 1 Absolute Maximum Ratings - added SOIC Package Thermal Impedance. 4 С 3/22/05 T5 5 AC Characteristics table - added SOIC package for Output Skew. 7 Parameter Measurement Information - added Part-to-Part Skew and RMS Phase Jitter Diagrams. 1 Features section - changed Part-to-Part Skew from 250ps max. to 350ps max. D T5 5 AC Characteristics table - changed Part-to-Part Skew from 250ps max. to 5/24/05 350ps max. LVPECL DC Characteristics Table - changed V_{OH} max from V_{CC} - 1.0V to T4D 5 V_{CC} - 0.9V. Application Information Section - added Recommendations for Unused Input Ε 9 9/23/05

and Output Pins.

Added TSSOP Lead-Free part number.