

捷多邦,专业PCB打样工厂,24小时加急出货 8-CHANNEL RELAY DRIVER WITH INTEGRATED 5-V LDO AND ZERO-VOLT DETECTION

SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

FEATURES

- Eight Low-Side Drivers With Internal Clamp for Inductive Loads and Current Limiting for Self Protection
 - Seven Outputs Rated at 150 mA and Controlled Through Serial Interface
 - One Output Rated at 150 mA and Controlled Through Serial Interface and Dedicated Enable Pin
- 5-V ±5% Regulated Power Supply With 200-mA Load Capability at V_{IN} Max of 18 V
- Internal Voltage Supervisory for Regulated
 Output
- Serial Communications for Control of Eight Low-Side Drivers
- Enable/Disable Input for OUT1
- 5-V or 3.3-V I/O Tolerant for Interface to Microcontroller
- Programmable Power-On Reset Delay Before RST Asserted High, Once 5 V Is Within Specified Range (6 ms Typ)
- Programmable Deglitch Timer Before RST Is Asserted Low (40 μs Typ)
- Zero-Voltage Detection Signal With Built-In Filter of 20 μs
- Thermal Shutdown for Self Protection

DESCRIPTION/ORDERING INFORMATION

The power supply provides regulated 5-V output to power the system microcontroller and drive eight low-side switches. The AC zero-detect circuitry is monitoring the crossover voltage of the mains AC supply. The resultant signal is a low-frequency clock output on the ZVS terminal, based on the AC-line cycle. This information allows the microcontroller to reduce in-rush current by powering loads on the AC-line peak voltage.

A serial communications interface controls the eight low-side outputs; each output has an internal snubber circuit to absorb the energy in the inductor at turn OFF. Alternatively, the system can use a fly-back diode to V_{IN} to help recirculate the energy in an inductive load at turn OFF.

T _A	PAC	CKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 20	TPL9201N	TPL9201	
–40°C to 125°C		Reel of 2000	TPL9201PWPR	100004	
	PowerPAD™ – PWP	Tube of 70	TPL9201PWP	- IC9201	

ORDERING INFORMATION

PPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas

APPLICATIONS

- Electrical Appliances
 - Air Conditioning Units
 - Ranges
 - Dishwashers
 - Refrigerators
 - Microwaves
 - Washing Machines
- General-Purpose Interface Circuits, Allowing Microcontroller Interface to Relays, Electric Motors, LEDs, and Buzzers

N OR PWP PACKAGE (TOP VIEW)							
ZVS [OUT1] OUT2 OUT3 OUT4 [OUT5 [OUT6 [OUT7 [OUT8 [GND]	1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11] SYN] V _{IN}] 5V ₀₀₇] SCLK] NCS] MOSI] RST] R _{DELAY}] EN1] GND				






NO.	NAME	I/O	DESCRIPTION			
1	ZVS	0	Zero-voltage synchronization			
2	OUT1	0	Low-side output 1			
3	OUT2	0	Low-side output 2			
4	OUT3	0	Low-side output 3			
5	OUT4	0	Low-side output 4			
6	OUT5	0	Low-side output 5			
7	OUT6	0	Low-side output 6			
8	OUT7	0	Low-side output 7			
9	OUT8	0	Low-side output 8			
10 ⁽¹⁾	GND	I	Ground			
11 ⁽¹⁾	GND	I	Ground			
12	EN1	I	Enable/disable for OUT1			
13	R _{DELAY}	0	Power-up reset delay			
14 ⁽²⁾	RST	I/O	Power-on reset output (open drain, active low)			
15	MOSI	I	Serial data input			
16	NCS	I	Chip select			
17	SCLK	I	Serial clock for data synchronization			
18	5V _{OUT}	0	Regulated output			
19	V _{IN}	I	Unregulated input voltage source			
20	SYN	I	AC zero detect input			

PINOUT CONFIGURATION

Terminals 10 and 11 are fused internally in the lead frame for the 20-pin PDIP package.
 Terminal 14 can be used as an input or an output.



SLIS123B-JUNE 2006-REVISED NOVEMBER 2006



A. The resistor and Zener diode are required if there is insufficient thermal-management allocation.



SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

DETAILED DESCRIPTION

The 5-V regulator is powered from V_{IN} , and the regulated output is within 5 V ±5% over the operating conditions. The open-drain power-on reset (RST) pin remains low until the regulator exceeds the set threshold, and the timer value set by the capacitor on the reset delay (R_{DELAY}) pin expires. If both of these conditions are satisfied, RST is asserted high. This signifies to the microcontroller that serial communications can be initiated to the TPL9201.

The serial communications is an 8-bit format, with data transfer synchronized using a serial clock from the microcontroller. A single register controls all the outputs (one bit per output). The default value is zero (OFF). If an output requires pulse width modulation (PWM) function, the register must be updated at a rate faster than the desired PWM frequency. OUT1 can be controlled by serial input from the microcontroller or with the dedicated enable (EN1) pin. If EN1 is pulled low or left open, the serial input through the shift register controls OUT1. If EN1 is pulled high, OUT1 always is turned on, and the serial input for OUT1 is ignored.

The SYN input translates the image of the mains voltage through the secondary of the transformer. The SYN input has a resistor to protect from high currents into the IC. The zero-voltage synchronization output translates the AC-line cycle frequency into a low-frequency clock, which can be used for a timing reference and to help power loads on the AC-line peak voltage (to reduce in-rush currents).

If RST is asserted, all outputs are turned OFF internally, and the input register is reset to all zeroes. The microcontroller must write to the register to turn the outputs ON again.



SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

Absolute Maximum Ratings⁽¹⁾

			MIN	MAX	UNIT
V	Upregulated input values $(2)(3)$	V _{IN}		24	V
V _{I(unreg)}	Unregulated input voltage ⁽²⁾⁽³⁾	SYN		24	v
V	Logic input voltage ⁽²⁾⁽³⁾	EN1, MOSI, SCLK, and NCS		7	V
V _{I(logic)}		RST and R _{DELAY}		7	v
Vo	Low-side output voltage	OUT1-OUT8		16.5	V
I _{LIMIT}	Output current limit ⁽⁴⁾	$OUTn = ON$ and shorted to V_{IN} with low impedance		350	mA
0	Thermel impedance innetion to embient ⁽⁵⁾	N package		69	
θ_{JA}	Thermal impedance, junction to ambient ⁽⁵⁾	PWP package		33	°C/W
0	Thermal impedance, junction to case ⁽⁵⁾	N package		54	°C/W
θ^{JC}	mermaninipedance, junction to case()	PWP package		20	C/W
θ_{JP}	Thermal impedance, junction to thermal pad ⁽⁵⁾	PWP package		1.4	°C/W
Р	Continuous neuror dissinction (6)	N package	1.8		W
PD	Continuous power dissipation ⁽⁶⁾	PWP package		3.7	vv
ESD	Electrostatic discharge ⁽⁷⁾			2	kV
T _A	Operating ambient temperature range		-40	125	°C
T _{stg}	Storage temperature range		-65	125	°C
T _{lead}	Lead temperature	Soldering, 10 s		260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

(3) Absolute negative voltage on these pins must not go below -0.5 V.

(4) Not more than one output should be shorted at a time, and duration of the short circuit should not exceed 1 ms.

(5) The thermal data is based on using 1-oz copper trace with JEDEC 51-5 test board for PWP and JEDEC 51-7 test board for N.

(6) The data is based on ambient temperature of 25°C max.

(7) The Human-Body Model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each pin.

Dissipation Ratings

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 125°C POWER RATING
N	1812 mW	14.5 mW/°C	362 mW
PWP	3787 mW	30.3 mW/°C	757 mW

Recommended Operating Conditions

			MIN	MAX	UNIT
V	Uprogulated input valtage	V _{IN}	7	18	V
V _{I(unreg)}	Unregulated input voltage	SYN	0	18	V
V _{I(logic)}	Logic input voltage	EN1, MOSI, SCLK, NCS, RST, and R _{DELAY}	0	5.25	V
T _A	Operating ambient temperature		-40	125	°C



SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

Electrical Characteristics

 $T_A = -40^{\circ}C$ to 125°C, $V_{IN} = 7$ V to 18 V (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Supply Vol	age and Current	-				
V _{IN} ⁽²⁾	Input voltage		7		18	V
	land a make a market	Enable = ON, OUT1–OUT8 = OFF			3	
I _{VIN}	Input supply current	Enable = ON, OUT1–OUT8 = ON			5	mA
Logic Input	s (MOSI, NCS, SCLK, and EN	1)				
V _{IL}	Logic input low level	I _{IL} = 100 μA			0.8	V
V _{IH}	Logic input high level	I _{IL} = 100 μA	2.4			V
Reset (RST)					
V _{OL}	Logic level output	I _{OL} = 1.6 mA			0.4	V
V _{OH} ⁽³⁾	Logic level output	5-k Ω pullup to V _{CC}	V _{CC} - 0.8			V
V _H	Disabling reset threshold	5-V regulator ramps up		4.25	4.5	V
VL	Enabling reset threshold	5-V regulator ramps down	3.3	3.75		V
V _{HYS}	Threshold hysteresis		0.12	0.5		V
Reset Delay	/ (R _{DELAY})					
I _{OUT}	Output current		18	28	48	μA
T _{DW}	Reset delay timer	C = 47 nF	3	6		ms
T _{UP}	Reset capacitor to low level	C = 47 nF		45		μs
Output (OU	T1–OUT8)					
V _{OL}	Output ON	I _{OUTn} = 150 mA		0.4	0.7	V
I _{OH}	Output leakage	V_{OH} = Max of 16.5 V			2	μA
Regulator (Dutput (5V _{OUT})					
5V _{OUT}	Output supply	I_{5VOUT} = 5 mA to 200 mA, V_{IN} = 7 V to 18 V, C_{5VOUT} = 1 μF	4.75	5	5.25	V
I _{5VOUT} limit	Output short-circuit current	5V _{OUT} = 0 V	200			mA
Thermal Sh	utdown					
T _{SD}	Thermal shutdown			150		°C
T _{HYS}	Hysteresis			20		°C
Zero Voltag	e Synchronization (ZVS)				ľ	
V _{SYNTH}	Transition threshold		0.4	0.75	1.1	V
I _{SYN}	Input activating current	$R_{ZV} = 10 \text{ k}\Omega, V_{SYN} = 24 \text{ V}$			2	mA
t _D	Transition filtering time	Rising and falling	10	30	70	μs

(1) All typical values are at $T_A = 25^{\circ}$ C. (2) There are external high-frequency noise-suppression capacitors and filter capacitors on V_{IN}. (3) V_{CC} is the pullup resistor voltage.



SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

Output Control Register

MSB							
IN8	IN7	IN6	IN5	IN4	IN3	IN2	IN1
0	0	0	0	0	0	0	0

INn = 0: Output OFF INn = 1: Output ON

To operate the output in PWM mode, the output control register must be updated at a rate twice the desired PWM frequency of the output. Maximum PWM frequency is 5 kHz. The register is updated every 100 μ s.

EN1	SERIAL INPUT FOR OUT1	OUT1
Open	Н	On
Open	L	Off
L	Н	On
L	L	Off
Н	Н	On
Н	L	On

ENABLE TRUTH TABLE



SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

Serial Communications Interface

The serial communications is an 8-bit format, with data transfer synchronized using a serial clock from the microcontroller (see Figure 1). A single register controls all the outputs. The signal gives the instruction to control the output of TPL9201.

The NCS signal enables the SCLK and MOSI data when it is low. After NCS is set low for T_1 , synchronization clock and data begin to transmit and, after the 8-bit data has been transmitted, NCS is set high again to disable SCLK and MOSI and transfer the serial data to the control register. SCLK must be held low when NCS is in the high state.




Figure 1. Serial Communications



SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

Timing Requirements

 $T_{\rm A}$ = –40°C to 125°C, $V_{\rm IN}$ = 7 V to 18 V (unless otherwise stated)

	PARAMETER	MIN	TYP	MAX	UNIT
f _{SPI}	SPI frequency		4		kHz
T1	Delay time, NCS falling edge to SCLK rising edge	10			ns
T2	Delay time, NCS falling edge to SCLK falling edge	80			ns
Т3	Pulse duration, SCLK high	60			ns
T4	Pulse duration, SCLK low	60			ns
T5	Delay time, last SCLK falling edge to NCS rising edge	80			ns
T6	Setup time, MOSI valid before SCLK edge	10			ns
T7	Hold time, MOSI valid after SCLK edge	10			ns
T8	Time between two words for transmitting	170			ns

Reset Delay (R_{DELAY})

The R_{DELAY} output provides a constant current source to charge an external capacitor to approximately 6.5 V. The external capacitor is selected to provide a delay time, based on the current equation for a capacitor, $I = C(\Delta v/\Delta t)$ and a 28-µA typical output current.

Therefore, the user should select a 47-nF capacitor to provide a 6-ms delay at 3.55 V.

 $I = C(\Delta v / \Delta t)$ 28 μ A = C × (3.55 V/6 ms) C = 47 nF





APPLICATION INFORMATION





Figure 2. Typical Application







SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

APPLICATION INFORMATION (continued)

PCB Layout

To maximize the efficiency of this package for application on a single-layer or multi-layer PCB, certain guidelines must be followed when laying out this part on the PCB.

The following information is to be used as a guideline only.

For further information, see the PowerPAD concept implementation document.

Application Using a Multilayer PCB

In a multilayer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane (see Figure 4 and Figure 5).

The efficiency of this method depends on several factors: die area, number of thermal vias, thickness of copper, etc. (see the *PowerPAD™ Thermally Enhanced Package Technical Brief*, literature number SLMA002).




Figure 4. Package and PCB Land Configuration for a Multilayer PCB




Figure 5. Multilayer Board (Side View)

SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

APPLICATION INFORMATION (continued)

TEXAS

STRUMENTS www.ti.com

Application Using a Single-Layer PCB

In a single-layer board application, the thermal pad is attached to a heat spreader (copper area) by using the low thermal-impedance attachment method (solder paste or thermal-conductive epoxy). With either method, it is advisable to use as much copper trace area as possible to dissipate the heat.

CAUTION:

If the attachment method is not implemented correctly, the functionality of the product cannot be assured. Power-dissipation capability is adversely affected if the device is incorrectly mounted onto the circuit board.




Figure 6. Layout Recommendations for a Single-Layer PCB

TEXAS INSTRUMENTS www.ti.com

TPL9201 8-CHANNEL RELAY DRIVER WITH INTEGRATED 5-V LDO AND ZERO-VOLT DETECTION

SLIS123B-JUNE 2006-REVISED NOVEMBER 2006

APPLICATION INFORMATION (continued)

Recommended Board Layout




Figure 7. Recommended Board Layout for PWP



PACKAGE OPTION ADDENDUM

15-Nov-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPL9201N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TPL9201NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TPL9201PWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TPL9201PWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TPL9201PWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TPL9201PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PWP (R-PDSO-G**) PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE

A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

E. Falls within JEDEC MO-153



TEXAS INSTRUMENTS www.ti.com


THERMAL PAD MECHANICAL DATA PWP (R-PDSO-G20)

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated