

QUICKSWITCH® PRODUCTS 3.3V HIGH SPEED DOUBLE-WIDTH BUS SWITCH

IDTQS32XV245

FEATURES:

- 5Ω bidirectional switches connect inputs to outputs
- Pin compatibility with QS3245
- · 250ps propagation delay
- · Undershoot clamp diodes on all switch and control inputs
- LVTTL-compatible control inputs
- Available in 40-pin QVSOP package

APPLICATIONS:

- · 3.3V to 2.5V Voltage translation
- 2.5V to 1.8V Voltage translation
- · PCI bus isolation hot swap


DESCRIPTION:


The QS32XV245 is a 16-bit high speed bus switch controlled by LVTTL-compatible active low enable signal. When closed, the switches exhibit near zero propagation delay without generating additional ground bounce or switching noise.

The QS32XV245 is specially designed for direct interface between 3.3V and 2.5V devices without any external components. When operating from a 3.3V supply, the logic highlevel at the switch output is clamped to 2.5V when the switch input signal exceeds 2.5V. This device can be used for switching 2.5V buses without signal attenuation. The ON resistance at 3.3V Vcc is less than 5Ω typical, providing near zero propagation delay through the switch. Absence of DC path from switch I/O pins to Vcc or ground makes QS32XV245 an ideal device for hot swapping applications.


The QS32XV245 is characterized for operation from -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION



QVSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Supply Voltage to Ground	-0.5 to +4.6	V
VTERM ⁽³⁾	DC Switch Voltage Vs	-0.5 to +4.6	V
VTERM ⁽³⁾	DC Input Voltage Vเง	-0.5 to +4.6	V
VAC	AC Input Voltage (pulse width ≤ 20ns)	-3	V
Іоит	DC Output Current	120	mA
Рмах	Maximum Power Dissipation (TA = 85°C)	0.6	W
Tstg	Storage Temperature	-65 to +150	°C

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, VIN = 0V, VOUT = 0V)$

Pins	Тур.	Max. ⁽¹⁾	Unit
Control Pins	4	6	pF
Quickswitch Channels (Switch OFF)	5	7	pF

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
ŌĒ	Output Enable
An, Bn	Data I/Os

FUNCTION TABLE(1)

ŌĒ1	ŌĒ2	A 0 - A 7	A 8 - A 15	Function
Н	Н	Z	Z	Disconnect
L	Н	Bo - B7	Z	Connect
Н	L	Z	B8 - B15	Connect
L	L	B0 - B7	B8 - B15	Connect

NOTE:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

 $Following \, Conditions \, Apply \, Unless \, Otherwise \, Specified: \,$

Industrial: TA = -40°C to +85°C, VCC = $3.3V \pm 0.3V$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH for Control Pins	2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW for Control Pins	_	_	0.8	V
lin	Input LeakageCurrent (Control Inputs)	0V ≤ VIN ≤ VCC	_	_	1	μΑ
loz	Off-State Output Current (Hi-Z)	0V ≤ Vouт ≤ Vcc, Switches OFF	_	0.001	1	μΑ
		VCC = Min., VIN = 0V, ION = 8mA	_	5	7	
Ron	Switch ON Resistance	VCC = Min., VIN = 1.7V, ION = 8mA	_	15	20	Ω
		VCC = 2.3V, $VIN = 0V$, $ION = 8mA$	_	7	-	
		VCC = 2.3V, VIN = 1.3V, ION = 8mA	_	25	_	
VP	Pass Voltage ⁽²⁾	$V_{IN} = V_{CC} = 3.3V$, $I_{OUT} = -5\mu A$	2.5	2.7	2.9	V
		$V_{IN} = V_{CC} = 2.5V$, $I_{OUT} = -5\mu A$	_	1.8	_	

NOTES

- 1. Typical values are at Vcc = 3.3V, TA = 25°C.
- 2. Pass Voltage is guaranteed but not production tested.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Max.	Unit
Icca	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc, f = 0	6	μΑ
Δlcc	Power Supply Current per Control Input HIGH (2)	Vcc = Max., Vin = 3.4V, f = 0	50	μΑ
ICCD	Dynamic Power Supply Current per MHz ⁽³⁾	Vcc = Max., A and B pins open	0.15	mA/MHz
		Control Inputs Toggling at 50% Duty Cycle		

NOTES:

- 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- 2. Per TLL driven input (V_{IN} = 3.4V, control inputs only). A and B pins do not contribute to Δlcc .
- 3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

 $T_A = -40^{\circ}C \text{ to } +85^{\circ}C, VCC = 3.3V \pm 0.3V$


CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted.

Symbol	Parameter	Min. ⁽¹⁾	Тур.	Max.	Unit
tplh	Data Propagation Delay (2,3)	_	_	0.25	ns
tphl	An to/from Bn				
tpzL	Switch Turn-on Delay	0.5	_	6.5	ns
tpzh	OEn to An/Bn				
tplz	Switch Turn-off Delay ⁽²⁾	0.5	_	4	ns
tphz	OEn to An/Bn				


NOTES:


- 1. Minimums are guaranteed but not production tested.
- 2. This parameter is guaranteed but not production tested.
- 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for C_L = 30pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

TYPICAL ON RESISTANCE vs VIN AT VCC = 3.3V



OUTPUT VI CHARACTERISTICS







Outputs Low Characteristic


Outputs High Characteristic

PASS VOLTAGE vs Vcc





3.3V TO 2.5V VOLTAGE TRANSLATION





2.5V TO 1.8V VOLTAGE TRANSLATION





ORDERING INFORMATION

