



Integrated Device Technology, Inc.

## FAST CMOS BUFFER/CLOCK DRIVER

**IDT49FCT805/A  
IDT49FCT806/A**

### FEATURES:


- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 700ps (max.)
- Low duty cycle distortion < 1ns (max.)
- Low CMOS power levels
- TTL compatible inputs and outputs
- Rail-to-rail output voltage swing
- High drive: -24mA IOH, 64mA IOL
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- 'Heartbeat' monitor output
- Available in DIP, SOIC, SSOP (805 only), QSOP (805 only), Cerpack and LCC packages
- Military product compliant to MIL-STD-883, Class B

### DESCRIPTION:

The IDT49FCT805/A and IDT49FCT806/A are clock drivers built using advanced dual metal CMOS technology. The IDT49FCT805/A is a non-inverting clock driver and the IDT49FCT806/A is an inverting clock driver. Each device consists of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible input. The devices feature a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The IDT49FCT805/A and IDT49FCT806/A offer low capacitance inputs with hysteresis. Rail-to-rail output swing improves noise margin and allows easy interface with CMOS inputs.


### FUNCTIONAL BLOCK DIAGRAMS

IDT49FCT805



2574 drw 01



IDT49FCT806



2574 drw 02

## PIN CONFIGURATIONS



### IDT49FCT805



DIP/SOIC/SSOP/QSOP/CERPACK  
TOP VIEW

2574 drw 03

### IDT49FCT806



DIP/SOIC/CERPACK  
TOP VIEW

2574 drw 05

## PIN DESCRIPTION

Pin Names	Description
OE <sub>A</sub> , OE <sub>B</sub>	3-State Output Enable Inputs (Active LOW)
IN <sub>A</sub> , IN <sub>B</sub>	Clock Inputs
OA <sub>n</sub> , OB <sub>n</sub>	Clock Outputs (FCT805)
OA <sub>n</sub> , OB <sub>n</sub>	Clock Outputs (FCT806)
MON	Monitor Output (FCT805)
MON	Monitor Output (FCT806)

### NOTE:

1. Pin 8 is not internally connected on devices with a "K" prefix in the date code. On older devices, pin 8 is internally connected to GND. To insure compatibility with all products, pin 8 should be connected to GND at the board level.

2574 tbl 01

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc +0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +120	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.  
 2. Input and Vcc terminals.  
 3. Output and I/O terminals.

2574 Ink 03

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
COUT	Output Capacitance	VOUT = 0V	5.5	8.0	pF

NOTE:

2574 Ink 04

1. This parameter is measured at characterization but not tested.

## FUNCTION TABLE<sup>(1)</sup>

Inputs		Outputs			
		49FCT805		49FCT806	
$\overline{OEA}$ , $\overline{OEB}$	$INA$ , $INB$	$OAn$ , $OBn$	MON	$\overline{OAn}$ , $\overline{OBn}$	MON
L	L	L	L	H	H
L	H	H	H	L	L
H	L	Z	L	Z	H
H	H	Z	H	Z	L

NOTE:

2574 tbl 02

1. H = HIGH, L = LOW, Z = High Impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:  $V_{LC} = 0.2\text{V}$ ;  $V_{HC} = V_{CC} - 0.2\text{V}$

Commercial:  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ ; Military:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current <sup>(5)</sup>	VCC = Max.	VI = VCC	—	—	$\pm 1$	$\mu\text{A}$
IIL	Input LOW Current <sup>(5)</sup>	VCC = Max.	VI = GND	—	—	$\pm 1$	$\mu\text{A}$
IOZH	Off State (HIGH Z) <sup>(5)</sup>	VCC = Max.	VO = VCC	—	—	$\pm 1$	$\mu\text{A}$
IOZL			VO = GND	—	—	$\pm 1$	$\mu\text{A}$
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	VCC = Max. <sup>(3)</sup> , VO = GND		-60	-120	—	mA
VOH	Output HIGH Voltage	VCC = 3V, VIN = VLC or VHC, IOH = -32 $\mu\text{A}$		VHC	VCC	—	V
		VCC = Min. VIN = VIH or VIL	IOH = -300 $\mu\text{A}$	VHC	VCC	—	
			IOH = -12mA MIL. IOH = -15mA COM'L.	3.6	4.3	—	
			IOH = -24mA MIL. IOH = -24mA COM'L.	2.4	3.8	—	
			—	—	—	—	
VOL	Output LOW Voltage	VCC = 3V, VIN = VLC or VHC, IOL = 300 $\mu\text{A}$		—	GND	VLC	V
		VCC = Min. VIN = VIH or VIL	IOH = 300 $\mu\text{A}$	—	GND	VLC <sup>(4)</sup>	
			IOL = 48mA MIL. IOL = 64mA COM'L.	—	0.3	0.55	
			—	—	—	—	
VH	Input Hysteresis for all inputs	—		—	200	—	mV
Icc	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC		—	5	500	$\mu\text{A}$

NOTES:

2574 tbl 05

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.
- The test limit for this parameter is  $\pm 5\mu\text{A}$  at  $T_A = -55^\circ\text{C}$ .

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>		—	1.0	2.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. Outputs Open $\overline{OE}_A = \overline{OE}_B = GND$ 50% Duty Cycle		V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.15	0.20
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max. Outputs Open f <sub>O</sub> = 10MHz 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = V_{CC}$ Mon. Output Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	1.5	2.5	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	2.0	3.8	
		V <sub>CC</sub> = Max. Outputs Open f <sub>O</sub> = 2.5MHz 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = GND$ Eleven Outputs Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	4.1	6.0 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	5.1	8.5 <sup>(5)</sup>	

### NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Per TTL driven input; (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_C = I_{CC} + \Delta I_{CC} D_N N_T + I_{CCD} (f_O N_O)$

I<sub>CC</sub> = Quiescent Current (I<sub>CC1</sub>, I<sub>CC2</sub> and I<sub>CC3</sub>)

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>O</sub> = Output Frequency

N<sub>O</sub> = Number of Outputs at f<sub>O</sub>

All currents are in millamps and all frequencies are in megahertz.

2574 tbl 06

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(3,4)</sup>**

Symbol	Parameter	Condition <sup>(1)</sup>	IDT49FCT805/806				IDT49FCT805A/806A				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay INA to OAn, INB to OBn	CL = 50pF RL = 500Ω	1.5	5.6	1.5	6.3	1.5	5.3	1.5	6.0	ns	
tR	Output Rise Time		—	1.5	—	1.5	—	1.5	—	1.5	ns	
tF	Output Fall Time		—	1.5	—	1.5	—	1.5	—	1.5	ns	
tsK(o)	Output skew: skew between outputs of all banks of same package (inputs tied together)		—	0.7	—	0.9	—	0.7	—	0.9	ns	
tsK(p)	Pulse skew: skew between opposite transitions of same output ( tPHL-tPLH )		—	1.0	—	1.1	—	1.0	—	1.1	ns	
tsK(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	1.5	—	1.5	—	1.5	—	1.5	ns	
tPZL tPZH	Output Enable Time OE <sub>A</sub> to OAn, OE <sub>B</sub> to OBn		1.5	8.0	1.5	8.5	1.5	8.0	1.5	8.5	ns	
tPLZ tPHZ	Output Disable Time OE <sub>A</sub> to OAn, OE <sub>B</sub> to OBn		1.5	7.0	1.5	7.5	1.5	7.0	1.5	7.5	ns	


**NOTES:**

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. tPLH, tPHL, tsK(t) are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.


2574 tbl 07

## TEST CIRCUITS AND WAVEFORMS


### TEST CIRCUITS FOR ALL OUTPUTS




### PACKAGE DELAY



### PULSE SKEW - tSK(p)



### ENABLE AND DISABLE TIMES



#### NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses:  $f \leq 1.0\text{MHz}$ ;  $t_F \leq 2.5\text{ns}$ ;  $t_R \leq 2.5\text{ns}$

### ENABLE AND DISABLE TIME SWITCH POSITION


Test	Switch
Disable LOW	Closed
Enable LOW	Open
Disable HIGH	Closed
Enable HIGH	Open

2574 drw 11

#### DEFINITIONS:


$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

### OUTPUT SKEW - tSK(o)



$$tSK(o) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

### PACKAGE SKEW - tSK(t)



$$tSK(t) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

Package 1 and Package 2 are same device type and speed grade

## ORDERING INFORMATION

