



Integrated Device Technology, Inc.

# HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

IDT7005S/L

## FEATURES:


- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed access
  - Military: 20/25/35/55/70ns (max.)
  - Commercial: 15/17/20/25/35/55ns (max.)
- Low-power operation
  - IDT7005S
    - Active: 750mW (typ.)
    - Standby: 5mW (typ.)
  - IDT7005L
    - Active: 750mW (typ.)
    - Standby: 1mW (typ.)
- IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $\overline{M/\overline{S}} = H$  for  $\overline{BUSY}$  output flag on Master,  $\overline{M/\overline{S}} = L$  for  $\overline{BUSY}$  input on Slave

- Busy and Interrupt Flags
- On-chip port arbitration logic
- Full on-chip hardware support of Semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 5V ( $\pm 10\%$ ) power supply
- Available in 68-pin PGA, 68-pin quad flatpack, 68-pin PLCC, and a 64-pin TQFP
- Industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) is available, tested to military electrical specifications

## DESCRIPTION:

The IDT7005 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT7005 is designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port

## FUNCTIONAL BLOCK DIAGRAM



### NOTES:

1. (MASTER):  $\overline{BUSY}$  is output; (SLAVE):  $\overline{BUSY}$  is input.
2.  $\overline{BUSY}$  outputs and  $\overline{INT}$  outputs are non-tri-stated push-pull.

2738 drw 01



RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{CE}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technol-

ogy, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 $\mu$ W from a 2V battery.

The IDT7005 is packaged in a ceramic 68-pin PGA, a 68-pin quad flatpack, a 68-pin PLCC and a 64-pin Thin Plastic Quad Flatpack (TQFP). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


**PIN CONFIGURATIONS (1,2)**



**NOTES:**

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. This text does not indicate orientation of the the actual part-marking.

**PIN CONFIGURATIONS (CON'T.)<sup>(1,2)</sup>**



2738 drw 04

**NOTES:**

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking

**PIN NAMES**

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
OEL	OER	Output Enable
A0L – A12L	A0R – A12R	Address
I/O0L – I/O7L	I/O0R – I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
INTL	INTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
	M/S	Master or Slave Select
	VCC	Power
	GND	Ground

### TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL

Inputs <sup>(1)</sup>				Outputs	Mode
$\overline{CE}$	$R/\overline{W}$	$\overline{OE}$	$\overline{SEM}$	I/O <sub>0-7</sub>	
H	X	X	H	High-Z	Deselected: Power-Down
L	L	X	H	DATA <sub>IN</sub>	Write to Memory
L	H	L	H	DATA <sub>OUT</sub>	Read Memory
X	X	H	X	High-Z	Outputs Disabled

**NOTE:**

1. A<sub>0L</sub> — A<sub>12L</sub> is not equal to A<sub>0R</sub> — A<sub>12R</sub>.

2738 tbl 02

### TRUTH TABLE II – SEMAPHORE READ/WRITE CONTROL<sup>(1)</sup>

Inputs				Outputs	Mode
$\overline{CE}$	$R/\overline{W}$	$\overline{OE}$	$\overline{SEM}$	I/O <sub>0-7</sub>	
H	H	L	L	DATA <sub>OUT</sub>	Read in Semaphore Flag Data Out
H	$\not\prec$	X	L	DATA <sub>IN</sub>	Write I/O <sub>0</sub> into Semaphore Flag
L	X	X	L	—	Not Allowed

**NOTE:**

1. There are eight semaphore flags written to via I/O<sub>0</sub> and read from I/O<sub>0</sub> - I/O<sub>15</sub>. These eight semaphores are addressed by A<sub>0</sub> - A<sub>2</sub>.

2738 tbl 03

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTES:**

2738 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 0.5V for more than 25% of the cycle time or 10% maximum, and is limited to ≤ 20mA for the period of V<sub>TERM</sub> ≥ V<sub>CC</sub> + 0.5V.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2738 tbl 05

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTES:**

2738 tbl 06

- V<sub>IL</sub> ≥ -1.5V for pulse width less than 10ns.
- V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 0.5V.

### CAPACITANCE<sup>(1)</sup>

(T<sub>A</sub> = +25°C, f = 1.0MHz) TQFP PACKAGE

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	9	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 3dV	10	pF

**NOTES:**

2738 tbl 07

- This parameter is determined by device characterization but is not production tested.
- 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

**DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE** ( $V_{CC} = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Conditions	IDT7005S		IDT7005L		Unit
			Min.	Max.	Min.	Max.	
I <sub>LI</sub>	Input Leakage Current <sup>(1)</sup>	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4mA	—	0.4	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA	2.4	—	2.4	—	V

**NOTE:**

1. At  $V_{CC} \leq 2.0V$  input leakages are undefined.

2738 tbl 08

**DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>** ( $V_{CC} = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Condition	Version	7005X15 Com'l. Only		7005X17 Com'l. Only		7005X20		7005X25		Unit
				Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ , Outputs Open $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S L	—	—	—	—	160	370	155	340	mA
				COM. S L	170 160	310 260	170 160	310 260	160 150	290 240	155 145	
I <sub>SB1</sub>	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S L	—	—	—	—	20	90	16	80	mA
				COM. S L	20 10	60 60	20 10	60 50	20 10	60 50	16 10	
I <sub>SB2</sub>	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}^A = V_{IL}$ and $\overline{CE}^B = V_{IH}^{(5)}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L > V_{IH}$	MIL. S L	—	—	—	—	95	240	90	215	mA
				COM. S L	105 95	190 160	105 95	190 160	95 85	180 150	90 80	
I <sub>SB3</sub>	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R > V_{CC} - 0.2V^{(5)}$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L > V_{CC} - 0.2V$	MIL. S L	—	—	—	—	1.0	30	1.0	30	mA
				COM. S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	
I <sub>SB4</sub>	Full Standby Current (One Port — All CMOS Level Inputs)	$\overline{CE}^B < 0.2V$ and $\overline{CE}^B > V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L > V_{CC} - 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL. S L	—	—	—	—	90	225	85	200	mA
				COM. S L	100 90	170 140	100 90	170 140	90 80	155 130	85 75	

**NOTES:**

- "X" in part numbers indicates power rating (S or L).
- $V_{CC} = 5V, T_A = +25^\circ C$ , and are not production tested. I<sub>CC DC</sub> = 120mA typ.)
- At  $f = f_{MAX}$ , address and I/O's are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$  means no address or control lines change.
- Port "A" may be either left or right port. Port "B" is the port opposite port "A".

2738 tbl 09

**DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>(Cont'd.)** ( $V_{CC} = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Condition	Version	7005X35		7005X55		7005X70 Mil. Only		Unit	
				Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.		
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ , Outputs Open $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	150	300	150	300	140	300	mA
				L	140	250	140	250	130	250	
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	13	80	13	80	10	80	mA
				L	10	65	10	65	10	65	
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}^A = V_{IL}$ and $\overline{CE}^B = V_{IL}^{(5)}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$	MIL.	S	85	190	85	190	80	190	mA
				L	75	160	75	160	70	160	
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	MIL.	S	1.0	30	1.0	30	1.0	30	mA
				L	0.2	10	0.2	10	0.2	10	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CE}^A \leq 0.2V$ $\overline{CE}^B \geq V_{CC} - 0.2V^{(5)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL.	S	80	175	80	175	75	175	mA
				L	70	150	70	150	65	150	
			COM'L.	S	80	135	80	135	—	—	
				L	70	110	80	110	—	—	

**NOTES:**

- "X" in part numbers indicates power rating (S or L).
- $V_{CC} = 5V$ ,  $T_A = +25^\circ C$  and are not production tested.  $I_{CC DC} = 120mA$  (typ.)
- At  $f = f_{MAX}$ , address and I/O's are cycling at the maximum frequency read cycle of  $1/t_{RC}$ , and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$  means no address or control lines change.
- Port "A" may be either left or right port. Port "B" is the port opposite port "A".

2738 tbl 10

**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)**

( $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$ )<sup>(4)</sup>


Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	$V_{CC} = 2V$	2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	MIL.	—	100	4000	$\mu A$
			COM'L.	—	100	1500	
t <sub>CDR</sub> <sup>(3)</sup>	Chip Deselect to Data Retention Time	$\overline{SEM} \geq V_{HC}$	0	—	—	ns	
t <sub>R</sub> <sup>(3)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(2)</sup>	—	—	ns	

**NOTES:**

- $T_A = +25^\circ C$ ,  $V_{CC} = 2V$ , and are not production tested.
- t<sub>RC</sub> = Read Cycle Time
- This parameter is guaranteed by device characterization, but is not production tested.

2738 tbl 11

**DATA RETENTION WAVEFORM**



2738 drw 05

### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1 and 2

2738 tbl 12





Figure 1. AC Output Test Load



2738 drw 06

Figure 2. Output Load  
(For tLZ, tHZ, twz, tow)

Including scope and jig

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

Symbol	Parameter	IDT7005X15 Com'l. Only		IDT7005X17 Com'l. Only		IDT7005X20		IDT7005X25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
tRC	Read Cycle Time	15	—	17	—	20	—	25	—	ns
tAA	Address Access Time	—	15	—	17	—	20	—	25	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	—	15	—	17	—	20	—	25	ns
tAOE	Output Enable Access Time	—	10	—	10	—	12	—	13	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	—	3	—	3	—	3	—	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	—	10	—	10	—	12	—	15	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	—	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	—	15	—	17	—	20	—	25	ns
tsOP	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	10	—	10	—	10	—	10	—	ns
tsAA	Semaphore Address Access Time	—	15	—	17	—	20	—	25	ns


Symbol	Parameter	IDT7005X35		IDT7005X55		IDT7005X70 Mil. Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
tRC	Read Cycle Time	35	—	55	—	70	—	ns
tAA	Address Access Time	—	35	—	55	—	70	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	—	35	—	55	—	70	ns
tAOE	Output Enable Access Time	—	20	—	30	—	35	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	—	3	—	3	—	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	—	15	—	25	—	30	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	—	35	—	50	—	50	ns
tsOP	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	15	—	15	—	15	—	ns
tsAA	Semaphore Address Access Time	—	35	—	55	—	70	ns

**NOTES:**

- Transition is measured  $\pm 500\text{mV}$  from Low or High-impedance voltage with Output Test Load (Figures 2).
- This parameter is guaranteed by device characterization but not production tested.
- To access RAM,  $CE = V_{IL}$  and  $SEM = V_{IH}$ . To access semaphore,  $CE = V_{IH}$  and  $SEM = V_{IL}$ .
- "X" in part numbers indicates power rating (S or L).

2738 tbl 13

**WAVEFORM OF READ CYCLES<sup>(5)</sup>**




2738 drw 07

**NOTES:**

1. Timing depends on which signal is asserted last,  $\overline{OE}$  or  $\overline{CE}$ .
2. Timing depends on which signal is de-asserted first,  $\overline{CE}$  or  $\overline{OE}$ .
3.  $t_{BDD}$  delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations  $\overline{BUSY}$  has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$  or  $t_{BDD}$ .
5.  $SEM = V_{IH}$ .

**TIMING OF POWER-UP POWER-DOWN**



2738 drw 08



**AC ELECTRICAL CHARACTERISTICS OVER THE  
OPERATING TEMPERATURE AND SUPPLY VOLTAGE <sup>(5)</sup>**


Symbol	Parameter	IDT7005X15 Com'l. Only		IDT7005X17 Com'l. Only		IDT7005X20		IDT7005X25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>										
tWC	Write Cycle Time	15	—	17	—	20	—	25	—	ns
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	12	—	12	—	15	—	20	—	ns
tAW	Address Valid to End-of-Write	12	—	12	—	15	—	20	—	ns
tAS	Address Set-up Time <sup>(3)</sup>	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	12	—	12	—	15	—	20	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tdW	Data Valid to End-of-Write	10	—	10	—	15	—	15	—	ns
thZ	Output High-Z Time <sup>(1, 2)</sup>	—	10	—	10	—	12	—	15	ns
tdH	Data Hold Time <sup>(4)</sup>	0	—	0	—	0	—	0	—	ns
twZ	Write Enable to Output in High-Z <sup>(1, 2)</sup>	—	10	—	10	—	12	—	15	ns
tOW	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	—	0	—	0	—	0	—	ns
tSWRD	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—	5	—	5	—	ns
tSPS	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—	5	—	5	—	ns

Symbol	Parameter	IDT7005X35		IDT7005X55		IDT7005X70 Mil. Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>								
tWC	Write Cycle Time	35	—	55	—	70	—	ns
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	30	—	45	—	50	—	ns
tAW	Address Valid to End-of-Write	30	—	45	—	50	—	ns
tAS	Address Set-up Time <sup>(3)</sup>	0	—	0	—	0	—	ns
tWP	Write Pulse Width	25	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tdW	Data Valid to End-of-Write	15	—	30	—	40	—	ns
thZ	Output High-Z Time <sup>(1, 2)</sup>	—	15	—	25	—	30	ns
tdH	Data Hold Time <sup>(4)</sup>	0	—	0	—	0	—	ns
twZ	Write Enable to Output in High-Z <sup>(1, 2)</sup>	—	15	—	25	—	30	ns
tOW	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	—	0	—	0	—	ns
tSWRD	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—	5	—	ns
tSPS	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—	5	—	ns

**NOTES:**


1. Transition is measured  $\pm 500\text{mV}$  from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization but is not production tested.
3. To access RAM,  $\text{CE} = \text{VIL}$ ,  $\text{SEM} = \text{VIH}$ . To access semaphore,  $\text{CE} = \text{VIH}$  and  $\text{SEM} = \text{VIL}$ . Either condition must be valid for the entire t<sub>EW</sub> time.
4. The specification for t<sub>DH</sub> must be met by the device supplying write data to the RAM under all operating conditions. Although t<sub>DH</sub> and t<sub>OW</sub> values will vary over voltage and temperature, the actual t<sub>DH</sub> will always be smaller than the actual t<sub>OW</sub>.
5. "X" in part numbers indicates power rating (S or L).

**TIMING WAVEFORM OF WRITE CYCLE NO. 1,  $\overline{R/\overline{W}}$  CONTROLLED TIMING<sup>(1,5,8)</sup>**



2738 drw 09

**TIMING WAVEFORM OF WRITE CYCLE NO. 2,  $\overline{CE}$  CONTROLLED TIMING<sup>(1,5)</sup>**




2738 drw 10

**NOTES:**

1.  $\overline{R/\overline{W}}$  or  $\overline{CE}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{EW}$  or  $t_{WP}$ ) of a Low  $\overline{CE}$  and a Low  $\overline{R/\overline{W}}$  for memory array writing cycle.
3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{R/\overline{W}}$  (or  $\overline{SEM}$  or  $\overline{R/\overline{W}}$ ) going High to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the  $\overline{CE}$  or  $\overline{SEM}$  Low transition occurs simultaneously with or after the  $\overline{R/\overline{W}}$  Low transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last,  $\overline{CE}$  or  $\overline{R/\overline{W}}$ .
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured +/- 500mv from steady state with the Output Test Load (Figure 2).
8. If  $\overline{OE}$  is Low during  $\overline{R/\overline{W}}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or  $(t_{WZ} + t_{DW})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is High during an  $\overline{R/\overline{W}}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .
9. To access RAM,  $\overline{CE} = V_{IH}$  and  $\overline{SEM} = V_{IL}$ . To access semaphore,  $\overline{CE} = V_{IH}$  and  $\overline{SEM} = V_{IL}$ .  $t_{EW}$  must be met for either condition.

**TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>**




2738 drw 11

**NOTES:**

1.  $\overline{CE} = VIH$  for the duration of the above timing (both write and read cycle).
2. "DATAOUT VALID" represents all I/O's (I/O<sub>0</sub>-I/O<sub>7</sub>) equal to the semaphore value.

**TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION<sup>(1,3,4)</sup>**



2738 drw 12

**NOTES:**

1.  $DOR = DOL = VIL, \overline{CE}_R = \overline{CE}_L = VIH$ . Semaphore flag is released from both sides (reads as ones from both sides) at cycle start.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
3. This parameter is measured from  $R/\overline{W}^A$  or  $\overline{SEM}^A$  going High to  $R/\overline{W}^B$  or  $\overline{SEM}^B$  going High.
4. If tSPS is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.

**AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>**


Symbol	Parameter	IDT7005X15 Com'l. Only		IDT7005X17 Com'l. Only		IDT7005X20		IDT7005X25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>BUSY TIMING (<math>M/\bar{S} = V_{IH}</math>)</b>										
tBAA	$\bar{B}USY$ Access Time from Address Match	—	15	—	17	—	20	—	20	ns
tBDA	$\bar{B}USY$ Disable Time from Address Not Matched	—	15	—	17	—	20	—	20	ns
tBAC	$\bar{B}USY$ Access Time from Chip Enable Low	—	15	—	17	—	20	—	20	ns
tBDC	$\bar{B}USY$ Disable Time from Chip Enable High	—	15	—	17	—	17	—	17	ns
tAPS	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	5	—	5	—	ns
tBDD	$\bar{B}USY$ Disable to Valid Data <sup>(3)</sup>	—	18	—	18	—	30	—	30	ns
tWH	Write Hold After $\bar{B}USY$ <sup>(5)</sup>	12	—	13	—	15	—	17	—	ns
<b>BUSY TIMING (<math>M/\bar{S} = V_{IL}</math>)</b>										
tWB	$\bar{B}USY$ Input to Write <sup>(4)</sup>	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After $\bar{B}USY$ <sup>(5)</sup>	12	—	13	—	15	—	17	—	ns
<b>PORT-TO-PORT DELAY TIMING</b>										
tWDD	Write Pulse to Data Delay <sup>(1)</sup>	—	30	—	30	—	45	—	50	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	25	—	25	—	35	—	35	ns

Symbol	Parameter	IDT7005X35		IDT7005X55		IDT7005X70 Mil. Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>BUSY TIMING (<math>M/\bar{S} = V_{IH}</math>)</b>								
tBAA	$\bar{B}USY$ Access Time from Address Match	—	20	—	45	—	45	ns
tBDA	$\bar{B}USY$ Disable Time from Address Not Matched	—	20	—	40	—	40	ns
tBAC	$\bar{B}USY$ Access Time from Chip Enable Low	—	20	—	40	—	40	ns
tBDC	$\bar{B}USY$ Disable Time from Chip Enable High	—	20	—	35	—	35	ns
tAPS	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	5	—	ns
tBDD	$\bar{B}USY$ Disable to Valid Data <sup>(3)</sup>	—	35	—	40	—	45	ns
tWH	Write Hold After $\bar{B}USY$ <sup>(5)</sup>	25	—	25	—	25	—	ns
<b>BUSY TIMING (<math>M/\bar{S} = V_{IL}</math>)</b>								
tWB	$\bar{B}USY$ Input to Write <sup>(4)</sup>	0	—	0	—	0	—	ns
tWH	Write Hold After $\bar{B}USY$ <sup>(5)</sup>	25	—	25	—	25	—	ns
<b>PORT-TO-PORT DELAY TIMING</b>								
tWDD	Write Pulse to Data Delay <sup>(1)</sup>	—	60	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	45	—	65	—	80	ns

**NOTES:**

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and  $\bar{B}USY$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual), or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention with port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. "X" in part numbers indicates power rating (S or L).

**TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ WITH  $\overline{\text{BUSY}}$  ( $M/\overline{S} = V_{IH}$ )<sup>(2,4,5)</sup>**




2738 drw 13

**NOTES:**

1. To ensure that the earlier of the two ports wins. t<sub>APS</sub> is ignored for  $M/\overline{S} = V_{IL}$  (slave).
2.  $\overline{\text{CEL}} = \overline{\text{CER}} = V_{IL}$ .
3.  $\overline{\text{OE}} = V_{IL}$  for the reading port.
4. If  $M/\overline{S} = V_{IL}$  (slave),  $\overline{\text{BUSY}}$  is an input. Then for this example  $\overline{\text{BUSY}}^{\text{A}} = V_{IH}$  and  $\overline{\text{BUSY}}^{\text{B}}$  input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite port "A".

**TIMING WAVEFORM OF WITH WRITE  $\overline{\text{BUSY}}$**




2738 drw 14


**NOTES:**

1. t<sub>WH</sub> must be met for both  $\overline{\text{BUSY}}$  input (slave) and output (master).
2.  $\overline{\text{BUSY}}$  is asserted on Port "B" Blocking R/W "B", until  $\overline{\text{BUSY}}^{\text{B}}$  goes High.
3. t<sub>WB</sub> is only for the 'Slave' Version.

**WAVEFORM OF BUSY ARBITRATION CONTROLLED BY  $\overline{CE}$  TIMING ( $M/\overline{S} = V_{IH}$ )<sup>(1)</sup>**



**WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ( $M/\overline{S} = V_{IH}$ )<sup>(1)</sup>**



**NOTES:**

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

**AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>**


Symbol	Parameter	IDT7005X15 Com'l. Only		IDT7005X17 Com'l. Only		IDT7005X20		IDT7005X25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>INTERRUPT TIMING</b>										
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	0	15	—	15	—	20	—	20	ns
tINR	Interrupt Reset Time	0	15	—	15	—	20	—	20	ns

Symbol	Parameter	IDT7005X35		IDT7005X55		IDT7005X70 Mil. Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>INTERRUPT TIMING</b>								
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	25	—	40	—	50	ns
tINR	Interrupt Reset Time	—	25	—	40	—	50	ns


**NOTE:**

1. "X" in part numbers indicates power rating (S or L).

### WAVEFORM OF INTERRUPT TIMING<sup>(1)</sup>



2738 drw 17



2738 drw 18

**NOTES:**

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) asserted last.
4. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is de-asserted first.

### TRUTH TABLES

#### TRUTH TABLE I — INTERRUPT FLAG<sup>(1,4)</sup>

Left Port					Right Port					Function
$R/\overline{W}$	$\overline{CE}_L$	$\overline{OE}_L$	A <sub>12L-A<sub>0L</sub></sub>	$\overline{INT}_L$	$R/\overline{W}_R$	$\overline{CE}_R$	$\overline{OE}_R$	A <sub>12R-A<sub>0R</sub></sub>	$\overline{INT}_R$	
L	L	X	1FFF	X	X	X	X	X	L <sup>(2)</sup>	Set Right $\overline{INT}_R$ Flag
X	X	X	X	X	X	L	L	1FFF	H <sup>(3)</sup>	Reset Right $\overline{INT}_R$ Flag
X	X	X	X	L <sup>(3)</sup>	L	L	X	1FFE	X	Set Left $\overline{INT}_L$ Flag
X	L	L	1FFE	H <sup>(2)</sup>	X	X	X	X	X	Reset Left $\overline{INT}_L$ Flag

**NOTES:**

1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ .
2. If  $\overline{BUSY}_L = V_{IL}$ , then no change.
3. If  $\overline{BUSY}_R = V_{IL}$ , then no change.
4.  $\overline{INTR}$  and  $\overline{INT}_L$  must be initialized at power-up.

2738 tbl 17

## TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
$\overline{CE}_L$	$\overline{CE}_R$	A0L-A12L A0R-A12R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

### NOTES:

2738 tbl 18

1. Pins  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  are both outputs when the part is configured as a master. Both are inputs when configured as a slave.  $\overline{BUSY}_x$  outputs on the IDT7005 are push-pull, not open drain outputs. On slaves the  $\overline{BUSY}_x$  input internally inhibits writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If TAPS is not met, either  $\overline{BUSY}_L$  or  $\overline{BUSY}_R$  = Low will result.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  outputs can not be low simultaneously.
3. Writes to the left port are internally ignored when  $\overline{BUSY}_L$  outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when  $\overline{BUSY}_R$  outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1,2)</sup>

Functions	D0 - D7 Left	D0 - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

### NOTES:

2738 tbl 19

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7005.
2. There are eight semaphore flags written to via I/O0 and read from all I/O's (I/O0-I/O7). These eight semaphores are addressed by A0 - A2.

## FUNCTIONAL DESCRIPTION

The IDT7005 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7005 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted.

the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{INT}_R$ ), the right port must read the memory location 1FFF. The message (8 bits) at 1FFE or 1FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table for the interrupt operation.


## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}_L$ ) is asserted when the right port writes to memory location 1FFE (HEX), where a write is defined as  $\overline{CE} = R/\overline{W} = V_{IL}$  per the Truth Table. The left port clears the interrupt through access of address location 1FFE when  $\overline{CE} = \overline{OE} = V_{IL}$ . For this example,  $R/\overline{W}$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INT}_R$ ) is asserted when

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.





2738 drw 19

Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7005 RAMs.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the  $M/\bar{S}$  pin. Once in slave mode the  $BUSY$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $BUSY$  pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7005 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7005 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7005 RAM the busy pin is an output if the part is used as a master ( $M/\bar{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\bar{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be

output from the master before the actual write pulse can be initiated with the  $R/\bar{W}$  signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7005 is an extremely fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\bar{C}\bar{E}$ , the Dual-Port RAM enable, and  $\bar{S}\bar{E}\bar{M}$ , the semaphore enable. The  $\bar{C}\bar{E}$  and  $\bar{S}\bar{E}\bar{M}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where  $\bar{C}\bar{E}$  and  $\bar{S}\bar{E}\bar{M}$  are both high.

Systems which can best use the IDT7005 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7005's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7005 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7005 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and  $R/\overline{W}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side

until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a

resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7005's Dual-Port RAM. Say the 8K x 8 RAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right


side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2738 drw 20

Figure 4. IDT7005 Semaphore Logic

**ORDERING INFORMATION**

