

SBOS177D - NOVEMBER 2000 - REVISED MAY 2005

Low-Noise, Low-Distortion INSTRUMENTATION AMPLIFIER

FEATURES

- LOW NOISE: 1nV/√Hz at 1kHz
- LOW THD+N: 0.002% at 1kHz, G = 100
- WIDE BANDWIDTH: 800kHz at G = 100
- WIDE SUPPLY RANGE: ±4.5V to ±18V
- HIGH CMR: > 100dB
- GAIN SET WITH EXTERNAL RESISTOR
- SO-14 SURFACE-MOUNT PACKAGE

APPLICATIONS

- PROFESSIONAL MICROPHONE PREAMPS
- MOVING-COIL TRANSDUCER AMPLIFIERS
- DIFFERENTIAL RECEIVERS
- BRIDGE TRANSDUCER AMPLIFIERS


DESCRIPTION

The INA163 is a very low-noise, low-distortion, monolithic instrumentation amplifier. Its current-feedback circuitry achieves very wide bandwidth and excellent dynamic response over a wide range of gain. It is ideal for low-level audio signals such as balanced low-impedance microphones. Many industrial, instrumentation, and medical applications also benefit from its low noise and wide bandwidth.

Unique distortion cancellation circuitry reduces distortion to extremely low levels, even in high gain. The INA163 provides near-theoretical noise performance for 200Ω source impedance. Its differential input, low noise, and low distortion provide superior performance in professional microphone amplifier applications.

The INA163's wide supply voltage, excellent output voltage swing, and high output current drive allow its use in high-level audio stages as well.


The INA163 is available in a space-saving SO-14 surface-mount package, specified for operation over the -40°C to +85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Il tracemarks are the property of their respective owners.

PIN CONFIGURATION





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

±18V
(V–) – 0.5V to (V+) + 0.5V
10mA
Continuous
55°C to +125°C
55°C to +125°C
+150°C
+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	DESIGNATOR	MARKING
INA163UA	SO-14 Surface Mount	D	INA163UA

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this document, or see the TI web site at www ti com

ELECTRICAL CHARACTERISTICS: $V_S = \pm 15V$


 T_A = +25°C and at rated supplies, V_S = ±15V, R_L = 2k Ω connected to ground, unless otherwise noted.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
GAIN						
Range			1 to 10000		V/V	
Gain Equation ⁽¹⁾			$G = 1 + 6k/R_G$			
Gain Error, G = 1			±0.1	±0.25	%	
G = 10			±0.2	±0.7	%	
G = 100			±0.2		%	
G = 1000			±0.5		%	
Gain Temp Drift Coefficient, G = 1			±1	±10	ppm/°C	
G > 10			±25	±100	ppm/°C	
Nonlinearity, G = 1			±0.0003		% of FS	
G = 100			±0.0006		% of FS	
			20.0000		70 01 1 0	
INPUT STAGE NOISE						
Voltage Noise	$R_{SOURCE} = 0\Omega$					
$f_O = 1kHz$			1		nV/√Hz	
$f_O = 100Hz$			1.2		nV/√ Hz	
$f_O = 10Hz$			2		nV/√ Hz	
Current Noise						
$f_O = 1 \text{kHz}$			0.8		pA/√ Hz	
			0.0		PAV 11 12	
OUTPUT STAGE NOISE						
Voltage Noise, f _O = 1kHz			60		nV/√ Hz	
INPUT OFFSET VOLTAGE						
Input Offset Voltage	$V_{CM} = V_{OUT} = 0V$		50 + 2000/G	250 + 5000/G	μV	
vs Temperature				200 1 0000/0	μV/°C	
•	$T_A = T_{MIN}$ to T_{MAX}		1 + 20/G	0 000/0	•	
vs Power Supply	$V_{S} = \pm 4.5 V \text{ to } \pm 18 V$		1 + 50/G	3 + 200/G	μV/V	
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	$V_{IN+} - V_{IN-} = 0V$	(V+) - 4	(V+) - 3		V	
gg-	$V_{IN+} - V_{IN-} = 0V$	(V-) + 4	(V-) + 3		V	
Common Mode Poinction C - 1		70	80		dB	
Common-Mode Rejection, G = 1	$V_{CM} = \pm 11V, R_{SRC} = 0\Omega$					
G = 100		100	116		dB	
INPUT BIAS CURRENT						
Initial Bias Current			2	12	μА	
vs Temperature			10		nA/°C	
Initial Offset Current				4		
			0.1	1	μA	
vs Temperature			0.5		nA/°C	
INPUT IMPEDANCE						
	Differential		60 2		MΩ pF	
	Common-Mode		60 2		MΩ pF	
DYNAMIC RESPONSE					-	
			0.4			
Bandwidth, Small Signal, –3dB, G = 1			3.4			
G = 100			800		kHz	
Slew Rate			15		V/μs	
THD+Noise, f = 1kHz	G = 100		0.002		%	
Settling Time, 0.1%	G = 100, 10V Step		2		μs	
0.01%	G = 100, 10V Step		3.5		μs	
Overload Recovery	50% Overdrive		1		μs	
<u> </u>	1		· ·		F0	
OUTPUT	D 010101	0// 2	(1/1)		.,	
Voltage	$R_L = 2k\Omega$ to Gnd	(V+) - 2	(V+) - 1.8		V	
		(V-) + 2	(V-) + 1.8		V	
Load Capacitance Stability			1000		pF	
Short-Circuit Current	Continuous-to-Common		±60		mA	
POWER SUPPLY						
			+15		\/	
Rated Voltage			±15		V	
Voltage Range		±4.5		±18	V	
Current, Quiescent	$I_O = 0mA$		±10	±12	mA	
TEMPERATURE RANGE						
Specification		-40		+85	°C	
Operating		-40 -40		+125	°C	
· · · · · · ·		I -40	400	T123		
$ heta_{JA}$	i i	I	100	i	°C/W	


NOTE: (1) Gain accuracy is a function of external $\ensuremath{R_{\text{G}}}.$


TYPICAL CHARACTERISTICS


At T_A = +25°C, V_S = 5V, V_{CM} = 1/2 V_S , R_L = 25k Ω , CL = 50pF, unless otherwise noted.


















TYPICAL CHARACTERISTICS (Cont.)


At $T_A = +25$ °C, $V_S = 5V$, $V_{CM} = 1/2 V_S$, $R_L = 25k\Omega$, CL = 50pF, unless otherwise noted.














APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation. Power supplies should be bypassed with $0.1\mu F$ tantalum capacitors near the device pins. The output Sense (pin 8) and output Reference (pin 10) should be low-impedance connections. Resistance of a few ohms in series with these connections will degrade the common-mode rejection of the INA163.

GAIN-SET RESISTOR

Gain is set with an external resistor, R_G , as shown in Figure 1. The two internal $3k\Omega$ feedback resistors are laser-trimmed to $3k\Omega$ within approximately $\pm 0.2\%$. Gain is:

$$G=1+\frac{6000}{R_G}$$

The temperature coefficient of the internal $3k\Omega$ resistors is approximately $\pm 25 ppm/^{\circ}C$. Accuracy and TCR of the external R_{G} will also contribute to gain error and

temperature drift. These effects can be inferred from the gain equation. Make a short, direct connection to the gain set resistor, $R_{\rm G}$. Avoid running output signals near these sensitive input nodes.

NOISE PERFORMANCE

The INA163 provides very low-noise with low-source impedance. Its $1\text{nV}/\sqrt{\text{Hz}}$ voltage noise delivers near-theoretical noise performance with a source impedance of 200Ω . The input stage design used to achieve this low noise, results in relatively high input bias current and input bias current noise. As a result, the INA163 may not provide the best noise performance with a source impedance greater than $10\text{k}\Omega$. For source impedance greater than $10\text{k}\Omega$, other instrumentation amplifiers may provide improved noise performance.




FIGURE 1. Basic Circuit Connections.

INPUT CONSIDERATIONS

Very low source impedance (less than 10Ω) can cause the INA163 to oscillate. This depends on circuit layout, signal source, and input cable characteristics. An input network consisting of a small inductor and resistor, as shown in Figure 2, can greatly reduce any tendency to oscillate. This is especially useful if a variety of input sources are to be connected to the INA163. Although not shown in other figures, this network can be used as needed with all applications shown.




FIGURE 2. Input Stabilization Network.




FIGURE 3. Offset Voltage Adjustment Circuit.

OFFSET VOLTAGE TRIM

A variable voltage applied to pin 10, as shown in Figure 3, can be used to adjust the output offset voltage. A voltage applied to pin 10 is summed with the output signal. An op amp connected as a buffer is used to provide a low impedance at pin 10 to assure good common-mode rejection.

OUTPUT SENSE

An output sense terminal allows greater gain accuracy in driving the load. By connecting the sense connection at the load, I • R voltage loss to the load is included inside the feedback loop. Current drive can be increased by connecting a buffer amp inside the feedback loop, as shown in Figure 4.




FIGURE 4. Buffer for Increase Output Current.




FIGURE 5. Phantom-Powered Microphone Preamplifier.

MICROPHONE AMPLIFIER

Figure 5 shows a typical circuit for a professional microphone input amplifier. R_1 and R_2 provide a current path for conventional 48V phantom power source for a remotely located microphone. An optional switch allows phantom power to be disabled. C_1 and C_2 block the phantom power voltage from the INA163 input circuitry. Non-polarized capacitors should be used for C_1 and C_2 if phantom power is to be disabled. For additional input protection against ESD and hot-plugging, four INA4148 diodes may be connected from the input to supply lines.

R₄ and R₅ provide a path for input bias current of the INA163. Input offset current (typically 100nA) creates a DC differential input voltage that will produce an output

offset voltage. This is generally the dominant source of output offset voltage in this application. With a maximum gain of 1000 (60dB), the output offset voltage can be several volts. This may be entirely acceptable if the output is AC-coupled into the subsequent stage. An alternate technique is shown in Figure 5. An inexpensive FET-input op amp in a feedback loop drives the DC output voltage to 0V. A_2 is not in the audio signal path and does not affect signal quality.

Gain is set with a variable resistor, R_7 , in series with R_6 . R_6 determines the maximum gain. The total resistance, R_6 + R_7 , determines the lowest gain. A special reverse-log taper potentiometer for R_7 can be used to create a linear change (in dB) with rotation.



PACKAGE OPTION ADDENDUM

8-Aug-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
INA163UA	ACTIVE	SOIC	D	14	58	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR
INA163UA/2K5	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR
INA163UA/2K5E4	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR
INA163UAE4	ACTIVE	SOIC	D	14	58	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265