# INFRARED REMOTE CONTROL TRANSMITTER (RC-5) GENERAL DESCRIPTION

The INA3010 is intended as a general purpose (RC-5) infrared remote control system for use where a low voltage supply and a large debounce time are expected. The device can generate 2048 different commands and utilizes a keyboard with a single pole switch for each key. The command are arranged so that 32 systems can be addressed, each system containing 64 different commands. The keyboard interconnection is illustrated by Fig.1.




# **ORDERING INFORMATION**

INA3010N Plastic INA3010DW SOIC  $T_A = -25^{\circ}$  to 85° C for all packages

#### **FEATURES**

- Low voltage requirement
- Single pin oscillator
- Biphase transmission technique
- Test mode facility








## **PINNING**

PIN No	DESIGNATION	DESCRIPTION	X7 [	1. 28	$v_{\rm cc}$
1	X7 (IPU)	sense input from key matrix	_		
2	SSM (I)	system mode selection input	SSM [	2 27	□ X6
3-6	Z0-Z3 (IPU)	sense inputs from key matrix	Z0 [	3 26	□ X5
7	MDATA (OP3)	generated output data modulated	Z1 [	4 25	□ X4
		with 1/2 the oscillator frequency at a 25% duty factor	Z2 [	5 24	X3
8	DATA (OP3)	generated output information	Z3 [	6 23	X2
9-13	DR7-DR3 (ODN)	scan drivers	MDATA [	7 22	] X1
14	GND	ground (0V)	]		
15-17	DR2-DR0 (ODN)	scan drivers	DATA	8 21	∐ X0
18	OSC (I)	oscillator input	DR7	9 20	TP1
19	TP2 (I)	test point 2	DR6	10 19	TP2
20	TP1 (I)	test point 1	DR5		osc
21-27	X0-X6 (IPU)	sense inputs from key matrix	1 7		
28	Vcc (I)	voltage supply	DR4 [	12 17	DR0
			DR3 [	13 16	DR1
			GND [	14 15	DR2

#### Note

- (I) = input (IPU) = input with p-channel pull-up transistor
- (ODN) = output with open drain n-channel transistor
- (OP3) = output 3-state

#### KEYBOARD INTERCONNECTION.



#### **FUNCTIONAL DESCRIPTION**

#### Keyboard operation

Every connection of one X-input and one DR-output will be recognized as a legal key operation and will cause the device to generate the corresponding code. The same applies to every connection of one Z-input to one DR-output with the7 proviso that SSM must be LOW. When SSM is HIGH a wired connection must exist between a Z-input and a DR-output. If no connection is present the system number will not be generated. Activating two or more X-inputs, Z-inputs or Z-inputs and X-inputs at the same time is an illegal action and inhibits further activity (oscillator will not start).

When one X- or Z-input is connected to more than one DR-output, the last scan signal will be considered as legal.

The maximum value of the contact series resistance of the switched keyboard is 7 kW.

## Inputs

In the quiescent state the command inputs X0 to X7 are held HIGH by an internal pull-up transistor. When the system mode selection (SSM) input is LOW and the system is quiescent, the system inputs Z0 to Z3 are also held HIGH by an internal pull-up transistor. When SSM is HIGH the pull-up transistor for the Z-inputs is switched off, in order to prevent current flow, and a wired connection in the Z-DR matrix provides the system number.

#### **Outputs**

The output signal DATA transmits the generated information in accordance with the format illustrated by Fig.3. The code is transmitted using a biphase technique as illustrated by Fig.4. The code consists of four parts:

- · Start part -1.5 bits (2 'logic 1)
- · Control part -1 bit
- · System part -5 bits
- · Command part -6 bits

The output signal MDATA transmits the generated information modulated by 1/12 of the oscillator frequency with a 50% duty factor.

In the quiescent state both DATA and MDATA are non-conducting (3-state outputs). The scan driver outputs DR0 to DR7 are open drain n-channel transistors and conduct when the circuit is quiescent. After a legal key operation the scanning cycle is started and the outputs switched to the conductive state one by one. The DR-outputs were switched off at the end of the preceding debounce cycle.

#### Command matrix (X-DR)

Code				X-li	nes					DR-lines							Command bits						
no.	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0	
0	Х								Х								0	0	0	0	0	0	
1	Х									Χ							0	0	0	0	0	1	
2	х										Х						0	0	0	0	1	0	
3	Х											Х					0	0	0	0	1	1	
4	Х												Х				0	0	0	1	0	0	
5	Х													Х			0	0	0	1	0	1	
6	Х														Χ		0	0	0	1	1	0	
7	Х															Χ	0	0	0	1	1	1	
8		Х							Х								0	0	1	0	0	0	
9		Χ								Χ							0	0	1	0	0	1	
10		Χ									Х						0	0	1	0	1	0	
11		Χ										Χ					0	0	1	0	1	1	



Code				X-li	nes							DR-	lines	;				С	omma	and b	its		П
no.	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0	ľ
12	ľ		_	U	7	U	U	<u>'</u>		'	_	U		U	Ü	'	0		1	1			
		Х											Χ					0			0	0	
13		Х												Х			0	0	1	1	0	1	
14		Χ													Χ		0	0	1	1	1	0	
15		Х														Χ	0	0	1	1	1	1	
16			Х						х								0	1	0	0	0	0	
17			Х							Х							0	1	Ö	Ö	Ö	1	
18										^	v						0	1	0				
			Χ								Χ									0	1	0	
19			Χ									Х					0	1	0	0	1	1	
20			Χ										Χ				0	1	0	1	0	0	
21			Χ											Χ			0	1	0	1	0	1	
22			Χ												Χ		0	1	0	1	1	0	
23			Х													Х	0	1	0	1	1	1	
24			•	Х					х							•	0	1	1	0	0	0	
25									^	v							0	1	1	0	0	1	
				X						Χ													
26				Х							Χ						0	1	1	0	1	0	
27				Χ								Χ					0	1	1	0	1	1	
28				Χ									Х				0	1	1	1	0	0	
29				Х										Х			0	1	1	1	0	1	
30				Χ											Х		0	1	1	1	1	0	
31				Х											^	Х	Ö	1	1	1	1	1	
32				^	.,				.,							^							
					Х				Х								1	0	0	0	0	0	
33					Х					Х							1	0	0	0	0	1	
34					Χ						Χ						1	0	0	0	1	0	
35					Χ							Χ					1	0	0	0	1	1	
36					Х								Х				1	0	0	1	0	0	
37					Х									Χ			1	Ō	Ö	1	Ö	1	
38					Х									^	v		1	0	0	1	1	0	
															Χ								
39					Χ											Х	1	0	0	1	1	1	
40						Χ			Х								1	0	1	0	0	0	
41						Х				Χ							1	0	1	0	0	1	
42						Χ					Χ						1	0	1	0	1	0	
43						Х						Х					1	0	1	0	1	1	
44						Х						•	Х				1	Ö	1	1	0	0	
45													^	v			1	0	1	1	0		
						Χ								Χ								1	
46						Х									Х		1	0	1	1	1	0	
47						Χ										Χ	1	0	1	1	1	1	
48							Χ		Х								1	1	0	0	0	0	
49							Х			Х							1	1	0	0	0	1	1
50							Х				Χ						1	1	0	0	1	0	
51							X					х					1	1	0	0	1	1	
51												^	.,										
52							Х						Χ				1	1	0	1	0	0	1
53							Χ							Χ			1	1	0	1	0	1	
54							Х								Χ		1	1	0	1	1	0	
55							Х									Χ	1	1	0	1	1	1	
56								Х	Х								1	1	1	0	0	0	
57								Х	-	Х							1	1	1	Ö	Ö	1	
58										^	v						1	1	1	0	1	Ó	
50								X			Χ												1
59								Χ				Χ					1	1	1	0	1	1	1
60								Х					Х				1	1	1	1	0	0	
61								Χ						Х			1	1	1	1	0	1	
62								Χ							Х		1	1	1	1	1	0	
63								Х								Х	1	1	1	1	1	1	
	<u> </u>								<u> </u>										•	•			J



System matrix (Z-DR)

Syste	CIII	IIIa	u ız	(2	יוט-	<u>/</u>															
Code				X-li	ines				DR-lines System bits												
no.	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	4	3	2	1	0
0	Х								Х								0	0	0	0	0
1	Х									Х							0	0	0	0	1
2	Х										Χ						0	0	0	1	0
2 3	Х											Χ					0	0	0	1	1
4	Х												Χ				0	0	1	0	0
5	Х													Χ			0	0	1	0	1
6	Х														Χ		0	0	1	1	0
7	Х															Х	0	0	1	1	1
8		Х							Х								0	1	0	0	0
9		Х								Х							0	1	0	0	1
10		Х									Χ						0	1	0	1	0
11		Х										Χ					0	1	0	1	1
12		Х											Х				0	1	1	0	0
13		Х												Х			0	1	1	0	1
14		Х													Х		0	1	1	1	0
15		Χ														Χ	0	1	1	1	1
16			Χ						Х								1	0	0	0	0
17			Χ							Х							1	0	0	0	1
18			Χ								Χ						1	0	0	1	0
19			Χ									Χ					1	0	0	1	1
20			Χ										Х				1	0	1	0	0
21			Χ											Х			1	0	1	0	1
22			Χ												Х		1	0	1	1	0
23			Χ													Χ	1	0	1	1	1
24				Х					Х								1	1	0	0	0
25				X						Χ							1	1	0	0	1
26				Χ							Χ						1	1	0	1	0
27				Х								Χ					1	1	0	1	1
28				X									Χ				1	1	1	0	0
29				X										Χ			1	1	1	0	1
30				X											Χ		1	1	1	1	0
31				Χ												Х	1	1	1	1	1

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +8.5	V
$V_{IN}$	DC Input Voltage (Referenced to GND)*	-0.5 to V <sub>CC</sub> +0.5	V
$V_{OUT}$	DC Output Voltage (Referenced to GND)*	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current	±10	mA
I <sub>OUT</sub>	DC Output Current	±10	mA
P <sub>DO</sub>	Maximum Power Dissipation OSC output other outputs	50 100	mW mW
$P_D$	Power Dissipation in Still Air	200	mW
Tstg	Storage Temperature	-65 to +150	°C

<sup>\*</sup>V<sub>CC</sub> + 0.5 must not exceeed 9.0V..

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply voltage (Reference to GND)	2.0	7.0	V
$V_{IH}$	DC Input voltage (HIGH)	$0.7V_{CC}$	$V_{CC}$	V
$V_{IL}$	DC Input voltage (LOW)	0	$0.3V_{CC}$	V
$V_{OUT}$	DC Output Voltage (MDATA, DATA)	-	7.0	V
I <sub>IN</sub>	DC Input Current	-	±10	mA
I <sub>OL</sub>	DC Output Current (LOW)	-		
	_pins 7,8		0.6	mA
	pins 9-13; 15-17		0.3	
I <sub>OH</sub>	DC Output Current (MDATA, DATA)	-	-0.4	mA
T <sub>A</sub>	Operating Temperature, All Package Types	-25	85	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  should be constrained to the range  $\text{GND} \leq (V_{\text{IN}} \text{ or } V_{\text{OUT}}) \leq V_{\text{CC}}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\text{CC}}$ ). Unused outputs must be left open.



<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

<sup>+</sup>Derating - Plastic DIP: - 10 mW/°C from 65° to 85°C SOIC Package: : - 7 mW/°C from 65° to 85°C

# **DC ELECTRICAL CHARACTERISTICS** (Voltage Reference to GND)

( $V_{CC}$ = 2.0 to 7.0V unless otherwise specified,  $T_A$ =-25 to +70°C)


			Guarantee	d Limits	
Symbol	Parameter	Test Conditions	Min	Max	Unit
I <sub>cc</sub>	Quiscent supply current	$U_{IL}$ =0B; $V_{IH}$ = $V_{CC}$ $I_{OUT}$ =0 mA at all outputs		40	μА
INPUTS					
I <sub>IN</sub>	Input current	V <sub>IL</sub> =0V			μΑ
	Pins 01, 03-06; 21- 27		-10	-600	
	Pin 18	$V_{IL}$ =0 $V$ ; $V_{IH}$ = $V_{CC}$	3.0	33	
I <sub>LI</sub>	Input leakage current	V <sub>IL</sub> =0V; V <sub>IH</sub> =V <sub>CC</sub>	-	±10	μΑ
	Pins 01-06;19-27				
	Pin 18		-	-20	
OUTPUT	S				
$V_{OH}$	Output voltage HIGH, pins 07-08	$I_{OH}$ =-0.4mA $V_{IL}$ =0.3 $V_{CC}$	V <sub>CC</sub> -0.3	-	V
$V_{OL}$	Output voltage LOW Pins 07-08	$I_{OL}$ =0.6mA $V_{IL}$ =0V, $V_{HI}$ =0.7 $V_{CC}$	-	0.3	٧
	Pins 9-13; 15-17	I <sub>OL</sub> =0.3mA, V <sub>IL</sub> =0V, V <sub>IH</sub> =0.7V <sub>CC</sub>	-	0.3	V
I <sub>LO</sub>	Output leakage current	$V_O=V_{CC}, V_{IH}=V_{CC}, V_{OH}=V_{CC}$	-	10	μΑ
	Pins 07-13; 15-17		-		
$I_{LO}$	Output leakage current	$V_O=0V, V_{IH}=V_{CC}, V_{OL}=0V$	-	-20	μΑ
	Pins 07-08		-		
I <sub>OH</sub>	DC Output Current Pins 9- 13; 15-17	$V_{IL}=0V; V_{IH}=V_{CC};$ $V_{OH}=V_{CC}$		10	μΑ

# AC ELECTRICAL CHARACTERISTICS

 $T_A$ =-25 to +85°C;  $V_{CC}$ =2.0 to 7.0 V unless otherwise specified


Symbol	Parameter	Test Condition	Guarante	ed Limits	
			Тур	Max	Unit
	Oscillator frequency	C <sub>L</sub> =160pF			
f <sub>OSC</sub>	operational		432	450	KHz

#### DATA OUTPUT FORMAT.



Where: debounce time + scan time = 18 bit-times repetition time = 4 ' 16 bit-times

# BIPHASE TRANSMISSION TECHNIQUE.



Where: 1 bit-time = 3.2 8 ' TOSC = 1.778 ms (typ.)

# Combined system mode (SSM is LOW)

The X and Z sense inputs have p-channel pull-up transistors, so that they are HIGH, until pulled LOW by connecting them to an output as the result of a key operation. Legal operation of a key in the X-DR or Z-DR matrix will start the debounce cycle, once key contact has been established for 18 bit-times without interruption, the oscillator enable signal is latched and the key may be released. An interruption within the 18 bit-time period resets the device.

At the end of the debounce cycle the DR-outputs are switched off and two scan cycles are started, that switch on the DR-lines one by one. When a Z- or X-input senses a low level, a latch enable signal is fed to the system (Z-input) or command (X-input) latches.

After latching a system number the device will generate the last command (i.e. all command bits logic 1) in the chosen system for as long as the key is operated. Latching of a command number causes the chip to generate this command together with the system number memorized in the system latch. Releasing the key will reset the device if no data is to be transmitted at the time. Once transmission has started the code will complete to the end.

#### Single system mode (SSM is HIGH)

In the single system mode, the X-inputs will be HIGH as in the combined system mode. The Z-inputs will be disabled by having their pull-up transistors switched off; a wired connection in the Z-DR matrix provides the system code. Only legal key operation in the X-DR matrix will start the debounce cycle, once key contact has been established for 18 bit-times without interruption the oscillator enable signal is latched and the key may be released. An interruption within the 18 bit-time period resets the internal action.

At the end of the debounce cycle the pull-up transistors in the X-lines are switched off and those in the Z-lines are

switched on for the first scan cycle. The wired connection in the Z-matrix is then translated into a system number and memorized in the system latch. At the end of the first scan cycle the pull-up transistors in the Z-lines are switched off and the inputs are disabled again; the pull-up transistors in the X-lines are switched on. The second scan cycle produces the command number which, after being latched, is transmitted together with the system number.

#### Key release detection

An extra control bit is added which will be complemented after key release; this indicates to the decoder that the next code is a new command. This is important in the case where more digits need to be entered (channel numbers of Teletext or Viewdata pages). The control bit will only be complemented after the completion of at least one code transmission. The scan cycles are repeated before every code transmission, so that even with "take over" of key operation during code transmission the right system and command numbers are generated.

#### Reset action

The device will be reset immediately a key is released during:

- · debounce time
- · between two codes.

When a key is released during matrix scanning, a reset will occur if:

- · a key is released while one of the driver outputs is in the low ohmic stage (logic 0)
- · a key is released before that key has been detected
- · there is no wired connection in the Z-DR matrix when SSM is HIGH.

