

## 1.32 Gbit/s Serial Link Transmitter and Receiver

The GigaSTaR<sup>®</sup> (**Gigabit/s Serial Transmitter and Receiver**) is a universal high-speed point-to-point communication link. It consists of two devices, the Transmitter INGT165B and the Receiver INGR165B.

The INGT165B Transmitter converts parallel data up to 36-bit to a serial bit-stream. The differential CML (Current Mode Logic) outputs can directly drive Shielded-Twisted-Pair (STP) cables for distances up to 50 meters and can directly interface to inputs of fiber optic modules to span longer distances.

The INGR165B Receiver converts the serial bit-stream to the original parallel data format, fully transparent and without protocol overhead.

Link-synchronization, bit-stream coding/decoding, clock-/frame-recovery and parity-check are managed by internal high-speed resources.

GigaSTaR<sup>®</sup> links can be operated in parallel, scaling the bandwidth in multiples of 1.188 Gbit/s (payload data rate).



### FEATURES

- 36-bit 33 MHz parallel data interface (3.3V CMOS)
- Variable payload data transfer rate up to 1.188 Gbit/s
- Internal RF clock-generation and clock-recovery (PLL)
- Integrated DC-balanced coding for AC coupling
- Integrated cable equalizer (INGR165B)
- Built in parity check
- Low latency of 40 ns per device (type)
- Differential, low-swing CML-signals for the serial link
- High signal robustness, EMI and noise immunity
- Direct interfacing to 50/100 Ohm cables and fiber optic modules
- Single +3.3V DC supply
- Low power dissipation of 1 W per device (type)
- Ambient operating temperature – 40°C to +85°C

### APPLICATIONS

- High-speed scanning / printing (photo, exposure- and security systems)
- Mass storage connections
- High-speed and multi-channel imaging
- Telecommunication switches
- High-speed sensors / actuators
- Industrial Control
- High-resolution panel links
- Data broadcast (Video Server)




Figure 1: GigaSTaR<sup>®</sup> Link

## 1. GigaSTaR<sup>®</sup> LINK DESCRIPTION

The GigaSTaR<sup>®</sup> link is designed for reliable, high-speed, low-latency data transmission. All functions for data transfer management including the high-frequency blocks are fully integrated in the Transmitter and Receiver devices. Both devices feature a 36-bit “user-friendly” parallel interface with standard logic levels (3.3V CMOS) for easy adaptation to any application.

The link supports an effective (sustained) data rate up to 148.5 MByte/s at the parallel interface, which translates to a serial bit stream of max. 1.188 Gbit/s (payload data rate). With 4 additional bits for link-synchronization, DC-balancing and parity check the maximum bit rate at the serial I/Os is 1.32Gbit/s, for an overall link efficiency of 90 percent. With only 40 ns propagation delay time each for the Transmitter and Receiver, the typical overall latency for a GigaSTaR<sup>®</sup> link with STP copper cable is:

$$\text{latency [ns]} = 2 * 40 \text{ ns} + 4\text{ns/m} * \text{cable-length [m]}$$

For example, the latency is about 160 ns for a 20 meter connection with Shielded-Twisted-Pair (STP) copper cable.

### 1.1 CLOCK SYSTEM

The serial bit clock frequency of 1320 MHz is generated by internal PLLs. The Transmitter and Receiver each require an external 66 MHz reference clock.

A continuous phase alignment in the Receiver ensures that the receive clock is synchronous to the transmit clock.

### 1.2 PARALLEL DATA FORMAT

Both the GigaSTaR<sup>®</sup> Transmitter and Receiver feature a synchronous 36 bit parallel interface. The maximum frequency at this interface is 33 MHz, equivalent to a period of 30.3 ns for the WRCLK/ RDCLK signals.

Additional parity I/Os allow the transfer of an optional external parity bit synchronous with the parallel data. If an external parity bit is provided, the Transmitter validates the signal before the start of the transmission. If no external parity bit is available, the Transmitter generates this signal automatically. Parity error flags are provided at both the Transmitter and Receiver devices.

### 1.3 SERIAL DATA FORMAT

The serial data stream is DC-balanced to support capacitive (AC) coupling for full DC isolation of the link. This is performed by proprietary coding in the Transmitter device.

### 1.4 LINK MEDIA (COPPER OR FIBER)

The GigaSTaR<sup>®</sup> Transmitter and Receiver are each equipped with a robust high-speed interface which can be directly connected to impedance-controlled cables (STP or coax), transmission lines or fiber optic modules.

Initial evaluations with 50 Ohm (100 Ohm differential) Shielded-Twisted-Pair (STP) cables already have proven reliable transmissions at distances of up to 50 meters and beyond (Reference-product: GGSC1608-05/-10/-15/-20/-30/-40/-50, W.L. Gore & Associates).

Copper media require a serial line termination (R/L combination) at the inputs of the GigaSTaR<sup>®</sup> Receiver for optimized performance, please refer to the ING\_TRC piggyback board data sheet for reference values. The capacitors for AC coupling of the serial lines have to be 100nF and are to be applied at both ends of the link medium (see also figure 1). It is required to use ceramic RF capacitors.

With conventional 850 nm fiber optic modules (AC in/out, 3.3V PECL) and multimode fiber distances up to 550 meters have been achieved, see also datasheet of the ING\_TRF fiberoptical piggyback board.

## 2. GigaSTaR<sup>®</sup> INGT165B TRANSMITTER

### 2.1 BLOCK DIAGRAM




Figure 2: GigaSTaR<sup>®</sup> Transmitter Block Diagram

## 2.2 INGT165B TRANSMITTER PARALLEL INTERFACE

The Transmitter parallel interface is designed to support different operating modes providing a maximum flexibility for the design of the application interface.




Figure 3: GigaSTAR<sup>®</sup> Transmitter Parallel Interface

### 2.2.1 Control Signals

RESET# is an asynchronous active low reset signal. After a power-up sequence and activation of the reference clock, RESET# has to be kept low for at least 1 ms. The link is operational as soon as the LSYNC# signal of the Receiver is going low.

LOCK = '1' indicates that the internal PLL is locked. If LOCK is de-asserted the Transmitter is not ready.

PARGEN = '1' activates the internal parity generation. In this mode the PARITY input pin is ignored. An internal parity bit is generated and transmitted.

The positive edge of FLAGI sets an internal flag which is inserted at the end of the data word currently in transmission. The Receiver decodes the flag out of the serial bit-stream and toggles the level of the FLAGO output. This signal can be used to mark the end of a data frame.

VALID = '1' indicates to the Transmitter that data are available. With the assertion of VALID the RDCLK starts to run. PDATA[35..0] is registered at each rising edge of RDCLK. De-asserting VALID disables RDCLK and stuffing patterns are transmitted over the GigaSTAR<sup>®</sup> link to maintain synchronization.

PERR#: description see 2.2.2

Note: the SYNGEN input is reserved for optional functions and has to be set to "0".

### 2.2.2 Data Interface

The GigaSTAR<sup>®</sup> parallel data interface is designed to support a variety of application interfaces. It provides read clock (RDCLK) pulses with a cycle time of 30,3 ns (corresponding to 33MHz) to the application output buffers like FIFOs, memory devices, ASICs or PLDs.

A data word at the parallel interface consists of 36 data bits. If PARGEN = '0' the transmitting application has to supply the data's parity at the input PARITY synchronous to the parallel data. PARGEN = '1' logic high activates internal parity generation and the PARITY input pin is ignored. If the application supplies its own parity bit (PARGEN is de-asserted), PERR# reports any mismatch between the internally generated and the external PARITY signal. If this is the case, the internally generated (correct) PARITY is transmitted with the data word. PERR# is always inactive when PARGEN = '1'. The default value of PERR# after reset is '1'.

### 2.2.3 Data Burst Transfers

The data burst timing provides the full data rate of 148.5 MByte/s. VALID is asserted when the first data is valid at PDATA[35..0]. With every rising edge of RDCLK the PDATA inputs are registered, serialized and transmitted. VALID can remain asserted as long as new data are available.

In the timing diagram PARGEN is de-asserted and the application delivers the PARITY bit synchronously to the data word.




Figure 4: INGT165B Data Burst Timing Diagram

Parameter	Description	Min.	Typ.	Max.	Unit
t <sub>1</sub>	Setup time PDATA and PARITY to RDCLK rising edge	9	6		ns
t <sub>2</sub>	VALID active to first rising RDCLK edge	9	12	14	ns
t <sub>2-1</sub>	VALID high state	5	4		ns
t <sub>2-2</sub>	LOCK# / RESET# high state before Tx operational *	50			μs
t <sub>3</sub>	PDATA and PARITY hold time	9	6		ns
t <sub>4</sub>	RDCLK cycle time (without assertion of FLAGI)		30.3		ns
t <sub>5</sub>	Rising RDCLK edge to sampling window for VALID state (VALID=0: exit BURST mode, VALID=1: continue BURST mode)	18	20	22	ns

Note : For timings with assertion of FLAGI, please see section 3.2.5

\*A dislock pulse generates an internal transmitter reset. Therefore both signals have to be at least 50us at high state before transmitter is operational.

Table 1: INGT165B Data Burst Timing Parameters (under recommended operating conditions)

## 2.2.4 Single Word Transfers

Single Word Transfers are used to support lower data rates than the maximum parallel data rate of 148.5 MByte/s. VALID has to be de-asserted after the parallel read cycle signaled by one RDCLK pulse. Only one data word is transmitted.

In the timing diagram PARGEN is de-asserted and the application delivers the PARITY bit synchronously to the data word.




Figure 5: INGT165B Single Word Transfer Timing Diagram

Parameter	Description	Min.	Typ.	Max.	Unit
t <sub>6</sub>	Setup time PDATA and PARITY to RDCLK rising edge	9	6		ns
t <sub>7</sub>	VALID active to rising RDCLK edge	9	12	14	ns
t <sub>7-1</sub>	VALID high state	5	4		ns
t <sub>7-2</sub>	LOCK# / RESET# high state before TX operational *	50			μs
t <sub>8</sub>	PDATA and PARITY hold time	9	6		ns
t <sub>9</sub>	RDCLK high state (without assertion of FLAGI)	14	15	16	ns
t <sub>10</sub>	Rising RDCLK edge to sampling window for VALID state (VALID=0: continue single word mode, VALID=1: enter BURST mode)	18	20	22	ns

Note : For timings with assertion of FLAGI, please see section 3.2.5

\* A dislock pulse generates an internal transmitter reset. Therefore both signals have to be at least 50us at high state before transmitter is operational.

Table 2: INGT165B Single Word Transfer Timing Parameters (Under recommended operating conditions)

### 3. GigaSTaR<sup>®</sup> INGR165B RECEIVER

#### 3.1 BLOCK DIAGRAM




Figure 6: GigaSTaR<sup>®</sup> Receiver Block Diagram

## 3.2 INGR165B RECEIVER PARALLEL INTERFACE




Figure 7: GigaSTAR<sup>®</sup> Receiver Parallel Interface

### 3.2.1 Control Signals

RESET# is an asynchronous active low reset signal. After a power-up sequence and activation of the reference clock, RESET# has to be kept low for at least 1 ms. The link is operational as soon as the LSYNC# signal is going low.

LOCK = ' 1' indicates that the internal PLL is locked. If LOCK is de-asserted, the Receiver is not ready.

EQLSEL activates the internal equalizer to support extended cable lengths above 10 meters.

FLAGO is the sideband signalling output flag, for timing details see 3.2.5. The default state of FLAGO after reset is '0'.

The status bit LSYNC# is asserted if the GigaSTAR<sup>®</sup> Receiver is synchronized to the incoming bit-stream. If the Receiver is not synchronized correctly, LSYNC# is de-asserted.

The receiver permanently computes the parity over each transmitted word and compares it with the transmitted parity bit. A mismatch of both parity information indicates a transmission failure and the signal PERR# is asserted for one data cycle. LSYNC# is de-asserted and the Receiver starts to re-synchronize the link.

### 3.2.2 Data Interface

The parallel interface is designed to support a variety of application interfaces. It provides a sequence of write clock (WRCLK) pulses with a cycle time of 30.3 ns (corresponding to 33MHz) which is used to clock data into the remote application' s input buffer like a FIFO, memory devices or directly into an ASIC or PLD.

A data word at the parallel interface consists of 36 data bits. The data' s parity is always available synchronous to the data at the PARITY output. The application may use the parity bit for additional information about the data' s validity. As long as data with a wrong parity are transmitted, the Receiver is not synchronized with the Transmitter, and the LSYNC# signal is de-asserted.



### 3.2.3 Data Burst Transfers

The data burst timing is used to support the full data rate of 148.5 MByte/s. PDATA[35..0] and PARITY are updated with each rising edge of WRCLK.




Figure 8: INGR165B Data Burst Timing Diagram

Parameter	Description	Min.	Typ.	Max.	Unit
t <sub>11</sub>	Rising edge WRCLK to PDATA and PARITY bit valid		1	4	ns
t <sub>12</sub>	WRCLK cycle time (without assertion of FLAGI)		30.3		ns

Note: For timings with assertion of FLAGI, please see section 3.2.5

Table 3: INGR165B Data Burst Timing Parameters (Under recommended operating conditions)

### 3.2.4 Single Word Transfers

Single Word Transfers are used to support lower data rates. Every time a new data word is received the WRCLK signal generates one clock pulse.




Figure 9: INGR165B Single Word Transfer Timing Diagram


Parameter	Description	Min.	Typ.	Max.	Unit
t <sub>13</sub>	Rising edge WRCLK to PDATA and PARITY valid		1	4	ns
t <sub>14</sub>	WRCLK high state	14	15	16	ns

Table 4: INGR165B Single Word Transfer Timing Parameters (under recommended operating conditions)


### 3.2.5 FLAGI / FLAGO Timing

With the FLAGI / FLAGO signals a mechanism is provided to implement a sideband signalling. Each rising edge at the Transmitter's input FLAGI toggles the FLAGO output of the Receiver. The timing diagram for the FLAGI/FLAGO signal is shown in combination with the Transmitter signals. Note that when the FLAGI signal is asserted, the following RDCLK high state time span is enlarged by app. 6 ns. At the Receiver, the WRCLK low state time span is enlarged by app. 6 ns when the FLAGO output toggles. In the diagrams below, the PARGEN is active at the Transmitter, therefore no external parity is provided.

#### TRANSMITTER



#### RECEIVER



Note : \* indicates the data words [DW1, DW3] that are marked by the FLAGI signal.

Figure 10: INGT165B / INGR165B FLAGI and FLAGO Timing Diagram

Parameter	Description	Min.	Typ.	Max.	Unit
$t_{15}$	Rising edge of RDCLK to rising edge of FLAGI	0		18	ns
$t_{16}$	FLAGI minimum high state		4	6	ns
$t_{17}$	FLAGI minimum low state		4	6	ns
$t_{18}$	RDCLK cycle time after assertion of FLAGI (one cycle only)		36		ns
$t_{19}$	Rising edge of WRCLK to PDATA, PARITY and FLAGO valid		1	4	ns
$t_{20}$	WRCLK cycle time for data word marked by FLAGO toggle		36		ns

Table 5: INGT165B / INGR165B FLAGI and FLAGO Timing Parameters  
(under recommended operating conditions)

### 3.2.6 Parity Error (Reporting) Timing




Figure 11: INGR165B Parity Error (reporting) timing

Parameter	Description	Min.	Typ.	Max.	Unit
$t_{21}$	Rising edge of WRCLK marking the corrupt data word to rising edge of LSYNC#		30	40	ns
$t_{22}$	Rising edge of WRCLK marking the corrupt data word to falling edge of PERR#		3	6	ns

Table 6: INGR165B Parity Error (reporting) timing (under recommended operating conditions)

### 3.2.7 Header/Frame Error (Reporting) Timing




Figure 12: INGR165B Header/Frame Error (reporting) timing

Parameter	Description	Min.	Typ.	Max.	Unit
$t_{23}$	Rising edge of WRCLK marking the corrupt data header to rising edge of LSYNC#	0	11	15	ns
$t_{24}$	Rising edge of WRCLK marking the corrupt data header to falling edge of PERR#		1,5		ns
$t_{25}$	PERR # low state		3		ns

Table 7: INGR165B Header/Frame Error (reporting) timing (under recommended operating conditions)

## 4. DEVICE SPECIFICATION

### 4.1 ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings define values beyond which damage to the device may occur. Inova Semiconductors may not be held liable for any product degradation or damage caused by a violation of the absolute maximum ratings. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above those indicated in the recommended operating conditions is not guaranteed.

Parameter	Symbol	Min.	Max.	Units	Note
DC Supply Voltage	V <sub>CC</sub>	-0.5	+4.2	V	See handling precautions (6)
Input Voltage	V <sub>IN</sub>	-0.5	V <sub>CC</sub> +0.5	V	
I/O Current (DC or transient any pin)	I <sub>D</sub>	-20	+20	mA	See handling precautions (6)
Junction Temperature (under bias)	T <sub>J</sub>	-45	+140	° C	
Storage Temperature	T <sub>stg</sub>	-55	+150	° C	
Soldering Temp./Time	T <sub>SLD</sub> / t <sub>SLD</sub>		220 / 10	° C / sec	
Static Discharge Voltage (CMOS dig. I/O versus respective GND & Supply rails)	V <sub>SDCMOS</sub>		± 2000	V	Human Body Model
Static Discharge Voltage (all other pin combinations including CML I/O pins )	V <sub>SDCML</sub>		± 800	V	Human Body Model

Table 8: Absolute Maximum Ratings

### 4.2 RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Max.	Units	Note
DC Supply Voltage	V <sub>CC</sub>	+3.15	+3.45	V	
Input Voltage	V <sub>IN</sub>	0	V <sub>CC</sub>	V	V <sub>CC</sub> = 3.3V ± 0.15V
CML Output Current	I <sub>OUTCML</sub>	-10	+10	mA	
CMOS Output Current	I <sub>OUTCMOS</sub>	-10	+10	mA	
Junction Temperature (under bias)	T <sub>J</sub>	-40	+125	° C	
Ambient Temperature	T <sub>a</sub>	-40	+85	° C	

Table 9: Recommended Operating Conditions

### 4.3 ELECTRICAL SPECIFICATION

#### 4.3.1 AC – Characteristics

(under recommended operating conditions, Reference Clock Frequency = 66 MHz)

Parameter	Min.	Typ.	Max.	Units
Input capacitance, any pin (@ 66 MHz)		1.5	3	pF
Serial Transmission Data Rate		1.32		Gbit/s
Serial Payload Data Rate		1.188		Gbit/s
Parallel Interface Data Rate		148.5		MByte/s
Serial Bit Width		757.6		ps
CMOS Output Rise / Fall Time (C <sub>L</sub> = 10 pF)		5	10	ns

Table 10: AC – Characteristics

#### 4.3.2 DC – Characteristics (under recommended operating conditions)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
CMOS Input High Voltage	V <sub>IH</sub>		2.6			V
CMOS Input Low Voltage	V <sub>IL</sub>				0.7	V
CMOS Input High Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>CC</sub>	-1		1	μA
CMOS Input Low Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V	-1		1	μA
EQLSEL/OSC Pin High Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>CC</sub>	-10		40	μA
EQLSEL/OSC Pin Low Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V	-10		10	μA
CMOS Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.5 mA	0,95V <sub>CC</sub>			V
CMOS Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.5 mA			0,05 V <sub>CC</sub>	V
CMOS Output High Current	I <sub>OH</sub>	V <sub>OH</sub> = 0.9V <sub>CC</sub>	-3	-5		mA
CMOS Output Low Current	I <sub>OL</sub>	V <sub>OL</sub> = 0.1V <sub>CC</sub>	3.5	6		mA
LOCK Output High Current	I <sub>LH</sub>	V <sub>OH</sub> = 0.9V <sub>CC</sub>	-1	-2.5		mA
LOCK Output Low Current	I <sub>LL</sub>	V <sub>OL</sub> = 0.1V <sub>CC</sub>	1.5	3		mA
INGT165B Supply Current	I <sub>CC</sub> TX	CMOS output load = 10 pF		340	430	mA
INGR165B Supply Current	I <sub>CC</sub> RX	CMOS output load = 10 pF		300	360	mA
INGT165B Power Dissipation	P <sub>DTX</sub>	Max. data transmission rate		1.1	1.5	W
INGR165B Power Dissipation	P <sub>DRX</sub>	Max. data transmission rate		1	1.25	W

Table 11: DC – Characteristics (under recommended operating conditions)


**Note :** A floating CMOS input can result in heavy internal current draws. To achieve best performance for unused inputs an external pull-up should be added.

#### 4.3.3 Reference Clock Specification (T<sub>a</sub> = -40 to 85° C; V<sub>CC</sub> = 3.15 to 3.45 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Nominal Frequency	f <sub>OSC</sub>		66		MHz	
Frequency Tolerance	F <sub>TOL</sub>	-100		+100	ppm	
Duty Cycle		40		60	%	

Table 12: Reference Clock Specification

#### 4.3.4 External Loop Filter Specification (T<sub>a</sub> = -40 to 85° C)



The internal PLLs of the INGT165B and the INGR165B devices require an external RC loop filter. It is not required to use dedicated RF R- and C-components, std components will perform correctly.

Parameter	Symbol	Value Tx	Value Rx	Note
Loop Filter Capacity	C <sub>LF</sub>	1 μF	1 μF	Chip Capacitor (Ceramic)
Loop Filter Resistor 1	R <sub>LF1</sub>	0 Ohm	47 Ohm	
Loop Filter Resistor 2	R <sub>LF2</sub>	0 Ohm	47 Ohm	

Table 13: External Loop Filter Specification

### 4.3.5 Transmitter and Receiver Timing Parameters (under recommended operating conditions)

Parameter	Description	Min.	Typ.	Max.	Unit
t <sub>1</sub>	Setup time PDATA and PARITY to RDCLK rising edge	9	6		ns
t <sub>2</sub>	VALID active to first rising RDCLK edge	9	12	14	ns
t <sub>2-1</sub>	VALID high state	5	4		ns
t <sub>2-2</sub>	LOCK# / RESET# high state before Tx operational	50			μs
t <sub>3</sub>	PDATA and PARITY hold time	9	6		ns
t <sub>4</sub>	RDCLK cycle time (without assertion of FLAGI)		30.3		ns
t <sub>5</sub>	Rising RDCLK edge to sampling window for VALID state (VALID=0: exit BURST mode, VALID=1: continue BURST mode)	18	20	22	ns
t <sub>6</sub>	Setup time PDATA and PARITY to RDCLK rising edge	9	6		ns
t <sub>7</sub>	VALID active to rising RDCLK edge	9	12	14	ns
t <sub>7-1</sub>	VALID high state	5	4		ns
t <sub>7-2</sub>	LOCK# / RESET# high state before TX operational	50			μs
t <sub>8</sub>	PDATA and PARITY hold time	9	6		ns
t <sub>9</sub>	RDCLK high state (without assertion of FLAGI)	14	15	16	ns
t <sub>10</sub>	Rising RDCLK edge to sampling window for VALID state (VALID=0: continue single word mode, VALID=1: enter BURST mode)	18	20	22	ns
t <sub>11</sub>	Rising edge WRCLK to PDATA and PARITY bit valid		1	4	ns
t <sub>12</sub>	WRCLK cycle time (without assertion of FLAGI)		30.3		ns
t <sub>13</sub>	Rising edge WRCLK to PDATA and PARITY valid		1	4	ns
t <sub>14</sub>	WRCLK high state	14	15	16	ns
t <sub>15</sub>	Rising edge of RDCLK to rising edge of FLAGI	0		18	ns
t <sub>16</sub>	FLAGI minimum high state		4	6	ns
t <sub>17</sub>	FLAGI minimum low state		4	6	ns
t <sub>18</sub>	RDCLK cycle time after assertion of FLAGI (one cycle only)		36		ns
t <sub>19</sub>	Rising edge of WRCLK to PDATA, PARITY and FLAGI valid		1	4	ns
t <sub>20</sub>	WRCLK cycle time for data word marked by FLAGO toggle		36		ns
t <sub>21</sub>	Rising edge of WRCLK after the corrupt data word to rising edge of LSYNC#		1	5	ns
t <sub>22</sub>	Rising edge of WRCLK marking the corrupt data word to falling edge of PERR#		3	6	ns
t <sub>23</sub>	Rising edge of WRCLK marking the corrupt data header to rising edge of LSYNC#	0		13	ns
t <sub>24</sub>	Rising edge of WRCLK marking the corrupt data header to falling edge of PERR#		1,5		ns
t <sub>25</sub>	PERR # low state		3		ns

Table 14: Transmitter and Receiver Timing Parameters (under recommended operating conditions)

### INGT165B TRANSMITTER PIN DEFINITION

Pin Name	Pin #	Direction	Active	Description
PDATA[0]	A5	IN <sub>CMOS</sub>	High	Parallel data input, Bit 0
PDATA[1]	B5	IN <sub>CMOS</sub>	High	Parallel data input, Bit 1
PDATA[2]	A4	IN <sub>CMOS</sub>	High	Parallel data input, Bit 2
PDATA[3]	B4	IN <sub>CMOS</sub>	High	Parallel data input, Bit 3
PDATA[4]	A3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 4
PDATA[5]	B3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 5
PDATA[6]	A2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 6
PDATA[7]	B2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 7
PDATA[8]	B1	IN <sub>CMOS</sub>	High	Parallel data input, Bit 8
PDATA[9]	C1	IN <sub>CMOS</sub>	High	Parallel data input, Bit 9
PDATA[10]	D2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 10
PDATA[11]	E3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 11
PDATA[12]	D1	IN <sub>CMOS</sub>	High	Parallel data input, Bit 12
PDATA[13]	E2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 13
PDATA[14]	E1	IN <sub>CMOS</sub>	High	Parallel data input, Bit 14
PDATA[15]	F2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 15
PDATA[16]	G3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 16
PDATA[17]	G1	IN <sub>CMOS</sub>	High	Parallel data input, Bit 17
PDATA[18]	H3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 18
PDATA[19]	H2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 19
PDATA[20]	J1	IN <sub>CMOS</sub>	High	Parallel data input, Bit 20
PDATA[21]	J2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 21
PDATA[22]	L1	IN <sub>CMOS</sub>	High	Parallel data input, Bit 22
PDATA[23]	K3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 23
PDATA[24]	K2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 24
PDATA[25]	M1	IN <sub>CMOS</sub>	High	Parallel data input, Bit 25
PDATA[26]	L3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 26
PDATA[27]	M2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 27
PDATA[28]	N2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 28
PDATA[29]	P2	IN <sub>CMOS</sub>	High	Parallel data input, Bit 29
PDATA[30]	N3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 30
PDATA[31]	P3	IN <sub>CMOS</sub>	High	Parallel data input, Bit 31
PDATA[32]	N4	IN <sub>CMOS</sub>	High	Parallel data input, Bit 32
PDATA[33]	P4	IN <sub>CMOS</sub>	High	Parallel data input, Bit 33
PDATA[34]	N5	IN <sub>CMOS</sub>	High	Parallel data input, Bit 34
PDATA[35]	P5	IN <sub>CMOS</sub>	High	Parallel data input, Bit 35
PARITY	C6	IN <sub>CMOS</sub>	High	Parity input
RDCLK	B6	OUT <sub>CMOS</sub>	High	Read clock. PDATA[35..0] is registered at rising edge
VALID	N6	IN <sub>CMOS</sub>	High	Data valid signal
RESET#	A6	IN <sub>CMOS</sub>	Low	Asynchronous reset signal
FLAGI	M6	IN <sub>CMOS</sub>	High	Set FLAG
PARGEN	N1	IN <sub>CMOS</sub>	High	Generate parity internally
SYNGEN	D3	IN <sub>CMOS</sub>	High	Reserved for future functionality, has to be set to '0'
PERR#	P6	OUT <sub>CMOS</sub>	Low	Parity error
LOCK	C7	OUT <sub>CMOS</sub>	High	PLL lock indication
OSC	A10	IN <sub>CMOS</sub>		Reference clock input, 66MHz
SDATA	K12	OUT <sub>CML</sub>		Differential serial high-speed CML output
SDATA#	J14	OUT <sub>CML</sub>		Differential serial high-speed CML output
EXTRC1	H13			External loop filter pin1
EXTRC2	H12			External loop filter pin2
GND..D	C2, C5, F3, G2, J3, L2, M5	GND		Digital chip (CMOS) power supply GND
GND..ID	A7, P7	GND		Chip interface digital chip power supply GND
GND..IA	G6, G7, G8, G9, J6, J7, J8, J9, K7, K8	GND		Chip interface analog chip power supply GND
GND..A0	C9, C11, D10, D14, K14, L10	GND		Analog chip (Bipolar) power supply GND
GND..A1	G12, G13	GND		Analog chip (Bipolar) PLL circuit power supply ground
VCC..D	C4, F1, H1, K1, M4	VCC		Digital chip (CMOS) power supply VCC
VCC..ID	B7, N7	VCC		Chip interface digital chip power supply VCC
VCC..IA	E7, E8, E9, E10, F6, F7, F8, F9, F10, F11, H6, H7, H8, H9	VCC		Chip interface analog chip power supply VCC
VCC..A0	A11, D9, L9, L11, M9	VCC		Analog chip (Bipolar) power supply VCC
VCC..A1	H14, J11	VCC		Analog chip (Bipolar) PLL circuit power supply VCC

Table 15: GigaSTAR® INGT165B Pin Definition

### INGT165B TRANSMITTER PIN ASSIGNMENT (TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
<b>A</b>	N. C. ●	PDATA [6]	PDATA [4]	PDATA [2]	PDATA [0]	RESET#	GND_ID	N. C.	N. C.	OSC	VCC_A0	N. C.	N. C.	N. C.
<b>B</b>	PDATA [8]	PDATA [7]	PDATA [5]	PDATA [3]	PDATA [1]	RDCLK	VCC_ID	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.
<b>C</b>	PDATA [9]	GND_D	N. C.	VCC_D	GND_D	PARITY	LOCK	N. C.	GND_A0	N. C.	GND_A0	N. C.	N. C.	N. C.
<b>D</b>	PDATA [12]	PDATA [10]	SYNGEN	N. C.	N. C.	N. C.	N. C.	N. C.	VCC_A0	GND_A0	N. C.	N. C.	N. C.	GND_A0
<b>E</b>	PDATA [14]	PDATA [13]	PDATA [11]	N. C.	N. C.	N. C.	VCC_IA	VCC_IA	VCC_IA	VCC_IA	N. C.	N. C.	N. C.	N. C.
<b>F</b>	VCC_D	PDATA [15]	GND_D	N. C.	N. C.	VCC_IA	VCC_IA	VCC_IA	VCC_IA	VCC_IA	VCC_IA	N. C.	N. C.	N. C.
<b>G</b>	PDATA [17]	GND_D	PDATA [16]	N. C.	N. C.	GND_IA	GND_IA	GND_IA	GND_IA	N. C.	N. C.	GND_A1	GND_A1	N. C.
<b>H</b>	VCC_D	PDATA [19]	PDATA [18]	N. C.	N. C.	VCC_IA	VCC_IA	VCC_IA	VCC_IA	N. C.	N. C.	EXTRC2	EXTRC1	VCC_A1
<b>J</b>	PDATA [20]	PDATA [21]	GND_D	N. C.	N. C.	GND_IA	GND_IA	GND_IA	GND_IA	N. C.	VCC_A1	N. C.	N. C.	SDATA#
<b>K</b>	VCC_D	PDATA [24]	PDATA [23]	N. C.	N. C.	N. C.	GND_IA	GND_IA	N. C.	N. C.	N. C.	SDATA	N. C.	GND_A0
<b>L</b>	PDATA [22]	GND_D	PDATA [26]	N. C.	N. C.	N. C.	N. C.	N. C.	VCC_A0	GND_A0	VCC_A0	N. C.	N. C.	N. C.
<b>M</b>	PDATA [25]	PDATA [27]	N.C.	VCC_D	GND_D	FLAGI	N. C.	N. C.	VCC_A0	N. C.	N. C.	N. C.	N. C.	N. C.
<b>N</b>	PARGEN	PDATA [28]	PDATA [30]	PDATA [32]	PDATA [34]	VALID	VCC_ID	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.
<b>P</b>	N. C.	PDATA [29]	PDATA [31]	PDATA [33]	PDATA [35]	PERR#	GND_ID	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.

**Note:** N.C. marked pins are not electrically connected to the dice. However, for improved thermal performance, the pins are electrically connected to each other. It is recommended to tie all N.C. pins to that supply plane with the best heat sink capability.

● Pin 1 Identifier

Figure 13: GigaSTaR® INGT165B Pin Assignments (Top View)



### INGR165B RECEIVER PIN DEFINITION

Pin Name	Pin #	Direction	Active	Description
PDATA[0]	A5	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 0
PDATA[1]	B5	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 1
PDATA[2]	A4	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 2
PDATA[3]	B4	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 3
PDATA[4]	A3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 4
PDATA[5]	B3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 5
PDATA[6]	A2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 6
PDATA[7]	B2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 7
PDATA[8]	B1	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 8
PDATA[9]	C1	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 9
PDATA[10]	D2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 10
PDATA[11]	E3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 11
PDATA[12]	D1	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 12
PDATA[13]	E2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 13
PDATA[14]	E1	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 14
PDATA[15]	F2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 15
PDATA[16]	G3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 16
PDATA[17]	G1	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 17
PDATA[18]	H3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 18
PDATA[19]	H2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 19
PDATA[20]	J1	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 20
PDATA[21]	J2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 21
PDATA[22]	L1	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 22
PDATA[23]	K3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 23
PDATA[24]	K2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 24
PDATA[25]	M1	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 25
PDATA[26]	L3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 26
PDATA[27]	M2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 27
PDATA[28]	N2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 28
PDATA[29]	P2	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 29
PDATA[30]	N3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 30
PDATA[31]	P3	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 31
PDATA[32]	N4	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 32
PDATA[33]	P4	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 33
PDATA[34]	N5	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 34
PDATA[35]	P5	OUT <sub>CMOS</sub>	High	Parallel data output, Bit 35
PARITY	C6	OUT <sub>CMOS</sub>	High	Parity output
WRCLK	B6	OUT <sub>CMOS</sub>	High	Write clock
LSYNC#	N6	OUT <sub>CMOS</sub>	Low	Receiver is synchronous, link is established
RESET#	A6	IN <sub>CMOS</sub>	Low	Asynchronous reset signal
FLAGO	M6	OUT <sub>CMOS</sub>	High	FLAG output
PERR#	P6	OUT <sub>CMOS</sub>	Low	Parity error
EQLSEL	C10	IN <sub>CMOS</sub>	High	Equalizer select
LOCK	C7	OUT <sub>CMOS</sub>	High	PLL lock indication
OSC	A10	IN <sub>CMOS</sub>	High	Reference clock input, 66MHz
SDATA	E12	IN <sub>CML</sub>		Differential serial high-speed CML input
SDATA#	E14	IN <sub>CML</sub>		Differential serial high-speed CML input
EXTRC1	H13			External loop filter pin1
EXTRC2	H12			External loop filter pin2
GND..D	C2, C5, F3, G2, J3, L2, M5	GND		Digital chip (CMOS) power supply GND
GND..ID	A7, P7	GND		Chip interface digital chip power supply GND
GND..IA	G6, G7, G8, G9, J6, J7, J8, J9, K7, K8	GND		Chip interface analog chip power supply GND
GND..A0	C9, C11, D10, D14, K14, L10	GND		Analog chip (Bipolar) power supply GND
GND..A1	G12, G13	GND		Analog chip (Bipolar) PLL circuit power supply ground
VCC..D	C4, D3, F1, H1, K1, M4, N1	VCC		Digital chip (CMOS) power supply VCC
VCC..ID	B7, N7	VCC		Chip interface digital chip power supply VCC
VCC..IA	E7, E8, E9, E10, F6, F7, F8, F9, F10, F11, H6, H7, H8, H9	VCC		Chip interface analog chip power supply VCC
VCC..A0	A11, D9, L9, L11, M9	VCC		Analog chip (Bipolar) power supply VCC
VCC..A1	H14, J11	VCC		Analog chip (Bipolar) PLL circuit power supply VCC

Table 16: GigaSTaR® INGR165B Pin Definition

### INGR165B RECEIVER PIN ASSIGNMENT (TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	N. C. ●	PDATA [6]	PDATA [4]	PDATA [2]	PDATA [0]	RESET#	GND_ID	N. C.	N. C.	OSC	VCC_A0	N. C.	N. C.	N. C.
B	PDATA [8]	PDATA [7]	PDATA [5]	PDATA [3]	PDATA [1]	WRCLK	VCC_ID	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.
C	PDATA [9]	GND_D	N. C.	VCC_D	GND_D	PARITY	LOCK	N. C.	GND_A0	EQLSEL	GND_A0	N. C.	N. C.	N. C.
D	PDATA [12]	PDATA [10]	VCC_D	N. C.	N. C.	N. C.	N. C.	N. C.	VCC_A0	GND_A0	N. C.	N. C.	N. C.	GND_A0
E	PDATA [14]	PDATA [13]	PDATA [11]	N. C.	N. C.	N. C.	VCC_IA	VCC_IA	VCC_IA	VCC_IA	N. C.	SDATA	N. C.	SDATA#
F	VCC_D	PDATA [15]	GND_D	N. C.	N. C.	VCC_IA	VCC_IA	VCC_IA	VCC_IA	VCC_IA	VCC_IA	N. C.	N. C.	N. C.
G	PDATA [17]	GND_D	PDATA [16]	N. C.	N. C.	GND_IA	GND_IA	GND_IA	GND_IA	N. C.	N. C.	GND_A1	GND_A1	N. C.
H	VCC_D	PDATA [19]	PDATA [18]	N. C.	N. C.	VCC_IA	VCC_IA	VCC_IA	VCC_IA	N. C.	N. C.	EXTRC2	EXTRC1	VCC_A1
J	PDATA [20]	PDATA [21]	GND_D	N. C.	N. C.	GND_IA	GND_IA	GND_IA	GND_IA	N. C.	VCC_A1	N. C.	N. C.	N. C.
K	VCC_D	PDATA [24]	PDATA [23]	N. C.	N. C.	N. C.	GND_IA	GND_IA	N. C.	N. C.	N. C.	N. C.	N. C.	GND_A0
L	PDATA [22]	GND_D	PDATA [26]	N. C.	N. C.	N. C.	N. C.	N. C.	VCC_A0	GND_A0	VCC_A0	N. C.	N. C.	N. C.
M	PDATA [25]	PDATA [27]	N.C.	VCC_D	GND_D	FLAGO	N. C.	N. C.	VCC_A0	N. C.	N. C.	N. C.	N. C.	N. C.
N	VCC_D	PDATA [28]	PDATA [30]	PDATA [32]	PDATA [34]	LSYNC#	VCC_ID	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.
P	N. C.	PDATA [29]	PDATA [31]	PDATA [33]	PDATA [35]	PERR#	GND_ID	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.	N. C.

Note: N.C. marked pins are not electrically connected to the dice. However, for improved thermal performance, the pins are electrically connected to each other. It is recommended to tie all N.C. pins to that supply plane with the best heat sink capability.

● Pin 1 Identifier

Figure 14: GigaSTaR® INGR165B Pin Assignments (Top View)

**4.4 PACKAGE DIMENSIONS (12MM X 12MM PBGA)**




Figure 15: Package Dimensions

#### 4.5 PACKAGE HANDLING PRECAUTIONS

BGA packages are moisture-sensitive and are delivered in sealed dry packs.  
The devices presented in this datasheet meet JEDEC standard 22A113B, Level 3.

**Handling precautions are:**

1. Shelf life in sealed dry pack : 12 months at  $< 40^{\circ}\text{C}$  and  $< 90\% \text{RH}$
2. After the dry pack is opened, devices that will undergo infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temperature  $220^{\circ}\text{C}$ , maximum peak temperature package exposure time 10 sec) must be:
  - a) mounted within 168 hrs at factory conditions of  $\leq 30^{\circ}\text{C} / 60\% \text{RH}$ , or
  - b) stored at  $\leq 20\% \text{RH}$  or
  - c) be baked less than 168 hrs before undergoing infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temperature  $220^{\circ}\text{C}$ )
3. If baking is required, devices may be baked for :
  - a) 192 hours at  $40^{\circ}\text{C} + 5^{\circ}\text{C} / -0^{\circ}\text{C}$  and  $< 5\% \text{RH}$
  - b) 24 hours at  $125^{\circ}\text{C} + 5^{\circ}\text{C} / -5^{\circ}\text{C}$  (for baking above  $130^{\circ}\text{C}$ , high-temperature trays are required)
4. Precautions have to be taken against exposure of the device terminals to electrostatic discharge stress
5. The maximum ratings may not be exceeded at any time
6. At power-up and power-down sequences, all supply voltage nodes have to be ramped up and down with identical voltage ramping, otherwise the maximum rating of  $I_D$  (I/O Current DC or transient per pin) can be exceeded and damage to the device may occur.


#### 4.6 ORDERING CODE AND PRODUCTION STATUS INFORMATION

Ordering Code	Delivery package, minimum packing quantity (MPQ)	Production Status
INGT165B	Tray (in sealed dry pack); MPQ = 189 units	full production
INGR165B	Tray (in sealed dry pack); MPQ = 189 units	full production
INGSK	Sample Kit (in sealed dry pack); Box containing 2 x INGT165B and 2 x INGR165B	full production
ING_TRC	Piggyback Board w/ INGT165B and INGR165B, SUB D9 connector for cable data transmission Box; MPQ = 10 units	full production
ING_TRF	Piggyback Board w/ INGT165B and INGR165B with fiber optic module Box; MPQ = 10 units	full production
ING_TTC	Piggyback Board with two INGT165B, SUB D9 connector for cable data transmission Box; MPQ = 10 units	full production
ING_RRC	Piggyback Board with two INGR165B, SUB D9 connector for cable data transmission Box; MPQ = 10 units	full production

*Table 17: Product Availability*

#### **Inova Semiconductors GmbH**

Grafinger Str. 26  
D-81671 Munich, Germany  
Phone: +49 (0)89 / 45 74 75 - 60  
Fax: +49 (0)89 / 45 74 75 - 88  
Email: [info@inova-semiconductors.de](mailto:info@inova-semiconductors.de)  
URL: <http://www.inova-semiconductors.com>

 is a registered trademark of Inova Holding GmbH.

 is a registered trademark of Inova Semiconductors GmbH.

All other trademarks or registered trademarks are the property of their respective holders. Inova Semiconductors GmbH does not assume any liability arising out of the applications or use of the product described herein; nor does it convey any license under its patents, copyright rights or any rights of others.

Inova Semiconductors products are not designed, intended or authorized for use as components in systems to support or sustain life, or for any other application in which the failure of the product could create a situation where personal injury or death may occur.

The information contained in this document is believed to be current and accurate as of the publication date. Inova Semi-conductors GmbH reserves the right to make changes at any time in order to improve reliability, function or performance to supply the best product possible. Inova Semiconductors GmbH assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made.