


Vishay Siliconix


Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	600	600				
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	2.2				
Q _g (Max.) (nC)	31	to ba				
Q _{gs} (nC)	4.6	CC.COM				
Q _{gd} (nC)	17 N N - 17					
Configuration	Sing	Single				



FEATURES

- Surface Mount (IRFBC30S, SiHFBC30S)
- Low-Profile Through-Hole (IRFBC30L, SiHFBC30L)





- Dynamic dV/dt Rating
- 150 °C Operating Temperature
- · Fast Switching
- · Fully Avalanche Rated
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D2PAK is a surface mount power package capable of the accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application. The through-hole version (IRFBC30L, SiHFBC30L) is a available for low-profile applications.

ORDERING INFOR	MATION		THE COM
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)
Lead (Pb)-free	IRFBC30SPbF	IRFBC30STRLPbFa	IRFBC30LPbF
	SiHFBC30S-E3	SiHFBC30STL-E3a	SiHFBC30L-E3
SnPb	IRFBC30S	(C) (C)	IRFBC30L
SIFD	SiHFBC30S		SiHFBC30L

a. See device orientation.

PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		V_{DS}	600	V	
Gate-Source Voltage	V_{GS}	± 20			
Continuous Drain Currente	V_{GS} at 10 V $T_C = 25 ^{\circ}C$	I _D	3.6	А	
Continuous Brain Current	$T_C = 100 ^{\circ}$ C		2.3		
Pulsed Drain Current ^{a, e}	I _{DM}	14			
Linear Derating Factor		0.59	W/°C		
Single Pulse Avalanche Energy ^{b, e}	E _{AS}	290	mJ		
Avalanche Current ^a	TO VOLUME	I _{AR}	3.6	Α	
Repetiitive Avalanche Energya	CC COm	E _{AR}	7.4	mJ	
Maximum Power Dissipation	T _A = 25 °C	P _D	3.1	W	
	T _C = 25 °C	' b	74	1 **	
Peak Diode Recovery dV/dt ^{c, e}		dV/dt	3.0	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Tempera	ture) for 10 s		300 ^d	1	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. $V_{DD}=50$ V, starting $T_J=25$ °C, L=41 mH, $R_G=25$ Ω , $I_{AS}=3.6$ A (see fig. 12). c. $I_{SD}\leq3.6$ A, $dI/dt\leq60$ A/ μ s, $V_{DD}\leq V_{DS}$, $T_J\leq150$ °C.

.6 mm from case.

- Uses IRFBC30/SiHFBC30 data and test conditions.
- Po containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mounted, steady-state) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.7		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).
For recommended footprint and soldering techniques refer to application note #AN-994.

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I _D = 1 mA ^c		-	0.62	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zava Cata Valtaga Drain Current	,	V _{DS} =	= 600 V, V _{GS} = 0 V	-	-	100	μΑ
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 480 V	/, V _{GS} = 0 V, T _J = 125 °C	-	-	500	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 2.2 A ^b	-	-	2.2	Ω
Forward Transconductance	g fs	V _{DS} = 50 V, I _D = 2.2 A ^c		2.5	-	-	S
Dynamic							
Input Capacitance	C _{iss}		V _{GS} = 0 V,	-	660	-	
Output Capacitance	C _{oss}	$V_{DS} = 25 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. } 5^{\circ}$		-	86	-	pF
Reverse Transfer Capacitance	C _{rss}			-	19	-	
Total Gate Charge	Qg	V _{GS} = 10 V	/ I _D = 3.6 A, V _{DS} = 360 V, see fig. 6 and 13 ^{b, c}	-	-	31	nC
Gate-Source Charge	Q _{gs}			-	-	4.6	
Gate-Drain Charge	Q_{gd}	See lig. 0 and 10		-	-	17]
Turn-On Delay Time	t _{d(on)}	V_{DD} = 300 V, I_{D} = 3.6 A, R_{G} = 12 Ω, R_{D} = 82 Ω, see fig. 10 ^{b, c}		-	11	-	ns ns
Rise Time	t _r			-	13	-	
Turn-Off Delay Time	t _{d(off)}			-	35	-	
Fall Time	t _f			-	14	-	
Internal Source Inductance	L _S	Between lead, and center of die contcat		-	7.5	-	nΗ
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	3.6	A
Pulsed Diode Forward Current ^a	I _{SM}			-	_	14	^
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, \ I_S = 3.6 \text{A}, \ V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 3.6 A, dl/dt = 100 A/μs ^{b, c}		-	370	810	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	2.0	4.2	μС
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-			ninated by	L _S and I	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.
- c. Uses IRFBC30/SiHFBC30 data and test conditions.

www.vishay.com Document Number: 91111

Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Document Number: 91111 www.vishay.com

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

Document Number: 91111 www.vishay.com





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms



 $t_{\text{1, Rectangular Pulse Duration (seconds)}}\\ \textbf{Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case}$




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Document Number: 91111 www.vishay.com

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Maximum Avalanche Energy vs. Drain Current





Fig. 13b - Gate Charge Test Circuit


www.vishay.com Document Number: 91111



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit





* V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91111.

Document Number: 91111 www.vishay.com



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com