查询IRFBC40ASTRL供应商

VISHAY

捷多邦,专业PCB打样工厂,24小时加急出货


IRFBC40AS, SiHFBC40AS

Vishay Siliconix

COMPLIANT

WWW.DZSC **Power MOSFET**

PRODUCT SUMMARY					
V _{DS} (V)	600				
R _{DS(on)} (Ω)	V _{GS} = 10 V	1.2			
Q _g (Max.) (nC)	42	10199			
Q _{gs} (nC)	10	** 0 D. D.			
Q _{gd} (nC)	20				
Configuration	Single				



N-Channel MOSFET

FEATURES

- Low Gate Charge Q_g results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt RoHS Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- · Lead (Pb)-free Available

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

Single Transistor Forward

ORDERING INFORMATION				
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	
Lood (Pb) free	IRFBC40ASPbF	IRFBC40ASTRLPbFa	IRFBC40ASTRRPbF ^a	
Lead (Pb)-free	SiHFBC40AS-E3	SiHFBC40ASTL-E3ª	SiHFBC40ASTR-E3a	
SnPb	IRFBC40AS	IRFBC40ASTRL ^a	IRFBC40ASTRR ^a	
	SiHFBC40AS	SiHFBC40ASTL ^a	SiHFBC40ASTR ^a	

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS	_C = 25 °C, un	less otherw	ise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	600	V	
Gate-Source Voltage			V _{GS}	± 30	V	
Continuous Drain Currente	V _{GS} at 10 V	$T_C = 25 \degree C$ $T_C = 100 \degree C$	I _D	6.2	A	
	VGS AL TO V	$T_C = 100 ^{\circ}C$		3.9		
Pulsed Drain Current ^{a, e}			I _{DM}	25		
Linear Derating Factor			CONTROL OF	1.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	570	mJ	
Repetitive Avalanche Currenta	7.60	0.00	I _{AR}	6.2	А	
Repetitive Avalanche Energy ^a	10		E _{AR}	13	mJ	
Maximum Power Dissipation	$T_{\rm C} = 2$	5 °C	PD	125	W	
Peak Diode Recovery dV/dt ^{c, e}			dV/dt	6.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	- °C	
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T_J = 25 °C, L = 29.6 mH, R_G = 25 Ω , I_{AS} = 6.2 A (see fig. 12). c. I_{SD} \leq 6.2 A, dl/dt \leq 88 A/µs, V_{DD} \leq V_{DS}, T_J \leq 150 °C.

d. 1.6 mm from case.

dzsc com

e. Uses RFBC40A/SiHFBC40A data and test conditions.

Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0	C/W	

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$		600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	Reference to 25 °C, $I_D = 1 \text{ mA}^d$		0.66	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zava Oata Valtana Duain Ouwant	1	V _{DS} =	V _{DS} = 600 V, V _{GS} = 0 V		-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 480 \	/, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 3.7 A ^b	-	-	1.2	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 50 V, I _D = 3.7 A		3.4	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 V$,		-	1036	-	_
Output Capacitance	C _{oss}		$V_{DS} = 25 V$,		136	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	7.0	-	
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V, f = 1.0 MHz	-	1487	-	pF
			V _{DS} = 480 V, f = 1.0 MHz	-	36	-	
Output Capacitance Effective	Coss eff.		V _{DS} = 0 V to 480 V ^c		48	-	1
Total Gate Charge	Qg			-	-	42	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$V_{GS} = 10 V$ $I_D = 6.2 A, V_{DS} = 480 V,$ see fig. 6 and 13 ^b		-	10	nC
Gate-Drain Charge	Q _{gd}		ocong. o ana ro	-	-	20	1
Turn-On Delay Time	t _{d(on)}			-	13	-	
Rise Time	t _r		= 300 V, I _D = 6.2 A,	-	23	-	
Turn-Off Delay Time	t _{d(off)}	$\label{eq:RG} \begin{split} R_G &= 9.1 \; \Omega, \; R_D = 47 \; \Omega, \\ & \text{see fig. 10}^b \end{split}$		-	31	-	- ns
Fall Time	t _f			-	18	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	6.2	^
Pulsed Diode Forward Current ^a	I _{SM}			-	-	25	A
Body Diode Voltage	V _{SD}	$T_J = 25 \text{ °C}, I_S = 6.2 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 6.2 \text{ A}, \text{ dl/dt} = 100 \text{ A/}\mu\text{s}^b$		-	431	647	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.8	2.8	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)	

Notes


a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %. c. C_{OSS} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising fom 0 to 80 % V_{DS}.

d. Uses IRHFBC40A/SiHFBC40A data and test conditions.



Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage









Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit





Vishay Siliconix



* V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91113.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.