查询IRFBE30PbF供应商

VISHAY

<mark>捷多邦,专业PCB打样工厂,24小时加急出货</mark>

IRFBE30, SiHFBE30


Vishay Siliconix

RoHS

COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	800	800			
R _{DS(on)} (Ω)	V _{GS} = 10 V	3.0			
Q _g (Max.) (nC)	78	78			
Q _{gs} (nC)	9.6	9.6			
Q _{gd} (nC)	45	45			
Configuration	Singl	Single			



FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

TO-220
IRFBE30PbF
SiHFBE30-E3
IRFBE30
SiHFBE30
-

ABSOLUTE MAXIMUM RATINGS T	c = <mark>25 °</mark> C, u	n <mark>less</mark> otherw	ise noted			
PARAMETER	10 1.14		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	800	N/	
Gate-Source Voltage			V _{GS}	± 20	V	
Continuous Drain Current	V =======	T _C = 25 °C		4.1	A	
	V _{GS} at 10 V	$T_{C} = 25 \text{ °C}$ $T_{C} = 100 \text{ °C}$	I _D	2.6		
Pulsed Drain Current ^a			I _{DM}	16		
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	260	mJ	
Repetitive Avalanche Current ^a		1000	I _{AR}	4.1	А	
Repetitive Avalanche Energy ^a	- 53	-11% L	E _{AR}	13	mJ	
Maximum Power Dissipation	T _C = 25 °C		PD	125	W	
Peak Diode Recovery dV/dtc			dV/dt	2.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150		
Soldering Recommendations (Peak Temperature)	for 10 s		-	300 ^d	- °C	
Manting	6-32 or M3 screw			10	lbf ⋅ in	
Mounting Torque				1.1	N · m	

Notes

f.dzsc.com

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 29 mH, $R_G = 25 \Omega$, $I_{AS} = 4.1 \text{ A}$ (see fig. 12).

c. $I_{SD} \le 4.1$ A, dl/dt ≤ 100 A/µs, $V_{DD} \le 600$, $T_J \le 150$ °C.

d. 1.6 mm from case.

Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50	-	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0		

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static							•	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	800	-	-	V		
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to 25 °C, $I_D = 1 \text{ mA}$		-	0.9	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$		2.0	-	4.0	V	
Gate-Source Leakage	I _{GSS}	$V_{GS} = \pm 20 V$		-	-	± 100	nA	
Zara Cata Valtaga Drain Originant	I _{DSS}	$V_{DS} = 800 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	-	100		
Zero Gate Voltage Drain Current		V _{DS} = 640 V,	$V_{GS} = 0 V, T_{J} = 125 \ ^{\circ}C$	-	-	500	μA	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V I _D = 2.5 A ^b		-	-	3.0	Ω	
Forward Transconductance	9 _{fs}	$V_{DS} = 100 \text{ V}, \text{ I}_{D} = 2.5 \text{ A}^{b}$		2.5	-	-	S	
Dynamic								
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		-	1300	-	pF	
Output Capacitance	C _{oss}			-	310	-		
Reverse Transfer Capacitance	C _{rss}			-	190	-		
Total Gate Charge	Qg			-	-	78		
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$V_{GS} = 10 \text{ V}$ $I_D = 4.1 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13 ^b	-	-	9.6	nC	
Gate-Drain Charge	Q _{gd}			-	-	45		
Turn-On Delay Time	t _{d(on)}				12	-	ns	
Rise Time	t _r	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 4.1 \text{ A}$ $R_{G} = 12 \Omega, R_{D} = 95 \Omega, \text{ see fig. } 10^{\text{b}}$ Between lead, 6 mm (0.25") from package and center of die contact		-	33	-		
Turn-Off Delay Time	t _{d(off)}			-	82	-		
Fall Time	t _f			-	30	-		
Internal Drain Inductance	L _D			-	4.5	-	- nH	
Internal Source Inductance	L _S			-	7.5	-		
Drain-Source Body Diode Characteristic	s						•	
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	4.1	A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	16		
Body Diode Voltage	V_{SD}	$T_J = 25 \ ^{\circ}C, \ I_S = 4.1 \ A, \ V_{GS} = 0 \ V^b$		-	-	1.8	V	
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = 4.1 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	480	720	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.8	2.7	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-o			1-on is dominated by L_S and L_D)			


Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).


b. Pulse width \leq 300 µs; duty cycle \leq 2 %.




Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







Vishay Siliconix







Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage









Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms



t₁, Rectangular Pulse Duration (seconds) Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

VISHAY



Vishay Siliconix



* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91118.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.