

# International I<sup>OR</sup> Rectifier

- Surface Mount (IRFR120N)
- Straight Lead (IRFU120N)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead-Free

## Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.

## Absolute Maximum Ratings


	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	9.4	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	6.6	
I <sub>DM</sub>	Pulsed Drain Current ①⑥	38	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	48	W
	Linear Derating Factor	0.32	W/C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy ②⑥	91	mJ
I <sub>AR</sub>	Avalanche Current ①⑥	5.7	A
E <sub>AR</sub>	Repetitive Avalanche Energy ①⑥	4.8	mJ
dV/dt	Peak Diode Recovery dV/dt ③	5.0	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	

## Thermal Resistance


	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case	—	3.1	°C/W
R <sub>θJA</sub>	Junction-to-Ambient (PCB mount) **	—	50	
R <sub>θJA</sub>	Junction-to-Ambient	—	110	

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.12	—	$\text{V}/^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.21		$V_{GS} = 10\text{V}$ , $I_D = 5.6\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu\text{A}$
$g_f$	Forward Transconductance	2.7	—	—	S	$V_{DS} = 25\text{V}$ , $I_D = 5.7\text{A}$ ⑥
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{DS} = 100\text{V}$ , $V_{GS} = 0\text{V}$
		—	—	250		$V_{DS} = 80\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20\text{V}$
$Q_g$	Total Gate Charge	—	—	25	nC	$I_D = 5.7\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	4.8		$V_{DS} = 80\text{V}$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	11		$V_{GS} = 10\text{V}$ , See Fig. 6 and 13 ④⑥
$t_{d(on)}$	Turn-On Delay Time	—	4.5	—	ns	$V_{DD} = 50\text{V}$
$t_r$	Rise Time	—	23	—		$I_D = 5.7\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	32	—		$R_G = 22\Omega$
$t_f$	Fall Time	—	23	—		$R_D = 8.6\Omega$ , See Fig. 10 ④⑥
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact ⑤
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{iss}$	Input Capacitance	—	330	—		
$C_{oss}$	Output Capacitance	—	92	—	pF	$V_{GS} = 0\text{V}$
$C_{rss}$	Reverse Transfer Capacitance	—	54	—		$V_{DS} = 25\text{V}$ $f = 1.0\text{MHz}$ , See Fig. 5⑥


**Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	9.4	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①⑥	—	—	38		
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$ , $I_S = 5.5\text{A}$ , $V_{GS} = 0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	99	150	ns	$T_J = 25^\circ\text{C}$ , $I_F = 5.7\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	390	580	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑥
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )				


**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ②  $V_{DD} = 25\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 4.7\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 5.7\text{A}$ . (See Figure 12)
- ③  $I_{SD} \leq 5.7\text{A}$ ,  $dI/dt \leq 240\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$
- ⑤ This is applied for I-PAK,  $L_S$  of D-PAK is measured between lead and center of die contact
- ⑥ Uses IRF520N data and test conditions


\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).  
For recommended footprint and soldering techniques refer to application note #AN-994




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature

# IRFR/U120NPbF


International  
**IR** Rectifier




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFR/U120NPbF


International  
**IR** Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform





**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

## Peak Diode Recovery dv/dt Test Circuit



\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14.** For N-Channel HEXFETS

# IRFR/U120NPbF

International  
**IR** Rectifier

## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2.0 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.0 LEAD DIMENSION UNCONTROLLED IN LS.
- 4.0 DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.0 SEAT H1 = .010 [0.254] FROM THE LEAD TIP TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND .010 [0.254] MM.
- 6.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 7.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

SYMBOL	DIMENSIONS		NOTES
	MM.	INCHES	
A	2.18	.239	
A1		.086	.005
b	0.64	.089	.035
b1	0.64	.079	.025
b2	0.76	.114	.050
b3	4.95	5.46	.215
c	0.46	.061	.024
c1	0.41	.056	.022
c2	0.46	.089	.035
D	5.97	.622	.245
D1	5.21	—	.205
E	6.35	6.73	.250
E1	4.32	—	.170
e	2.29	—	.090 BSC
H	9.40	10.41	.370
L	1.40	1.78	.066
L1			.070
L2	2.74 REF.	—	.108 REF.
			.051 BSC
L3	0.89	1.27	.055
L4		1.02	.040
L5	1.14	1.52	.045
a	0°	10°	.060
g1	0°	15°	10°
			15°

LEAD ASSIGNMENTS

HEXFET

1. - GATE
2. - DRAIN
3. - SOURCE
4. - DRAIN

IGBTs, CoPACK


1. - GATE
2. - COLLECTOR
3. - Emitter
4. - COLLECTOR

3


## D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 1234  
ASSEMBLED ON WW 16, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position  
indicates "Lead-Free"




OR



International  
**IR** Rectifier

## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



VIEW A-A

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
4. THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
5. LEAD DIMENSION UNCONTROLLED IN L3.
6. DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
7. OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.
8. CONTROLLING DIMENSION : INCHES.

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	2.18	2.39	0.086	.094		
A1	0.89	1.14	0.035	0.045		
b	0.64	0.89	0.025	0.035		
b1	0.64	0.79	0.025	0.031		
b2	0.76	1.14	0.030	0.045		
b3	0.76	1.04	0.030	0.041		
b4	5.00	5.46	0.195	0.215		
c	0.46	0.61	0.018	0.024		
c1	0.41	0.56	0.016	0.022		
c2	.046	0.86	0.018	0.035		
D	5.97	6.22	0.235	0.245	3, 4	
D1	5.21	—	0.205	—	4	
E	6.35	6.73	0.250	0.265	3, 4	
E1	4.32	—	0.170	—	4	
e	2.29		0.090 BSC			
L	8.89	9.60	0.350	0.380		
L1	1.91	2.29	0.075	0.090		
L2	0.89	1.27	0.035	0.050		
L3	1.14	1.52	0.045	0.060	5	
ø1	0"	15"	0"	15"		

### LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW19, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line  
position indicates "Lead-Free"



OR




# IRFR/U120NPbF

International  
**IR** Rectifier


## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 12/04  
[www.irf.com](http://www.irf.com)

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>