查询IRFR210TR供应商

VISHAY

捷多邦,专业PCB打样工厂,24小时加急出货

IRFR210, IRFU210, SiHFR210, SiHFU210

Vishay Siliconix

WWW.DZSC **Power MOSFET**

PRODUCT SUMMA	RY			
V _{DS} (V)	200			
R _{DS(on)} (Ω)	V _{GS} = 10 V	1.5		
Q _g (Max.) (nC)	8.2	12/12		
Q _{gs} (nC)	1.8	COM.		
Q _{gd} (nC)	4.5			
Configuration	Single			
DPAK (TO-252) IPAK (TO-251)	G O-F			

S

N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR210/SiHFR210)
- Straight Lead (IRFU210/SiHFU210)
- · Available in Tape and Reel
- · Fast Switching
- · Ease of Paralleling
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

Pb
Available
RoHS*
COMPLIANT

ORDERING I	NFORMATION					
Package	ckage DPAK (TO-252)		DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)	
Load (Pb) free	IRFR210PbF	IRFR210TRLPbF ^a	IRFR210TRPbF ^a	- 837	IRFU210PbF	
Lead (Pb)-free	SiHFR210-E3	SiHFR210TL-E3a	SiHFR210T-E3 ^a	Sector Market	SiHFU210-E3	
SnPb	IRFR210	IRFR210TRL ^a	IRFR210TR ^a	IRFR210TRR ^a	IRFU210	
SHPD	SiHFR210	SiHFR210TL ^a	SiHFR210T ^a	SiHFR210TR ^a	SiHFU210	
Vote		1112				

a. See device orientation.

ODDEDING INFORMA

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	200	V	
Gate-Source Voltage			V _{GS}	± 20	V	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	1-	2.6		
		T _C = 100 °C	ID	1.7	А	
Pulsed Drain Current ^a			I _{DM}	10 10		
Linear Derating Factor				0.20	W/°C	
Linear Derating Factor (PCB Mount) ^e				0.020	VV/ C	
Single Pulse Avalanche Energy ^b			E _{AS}	130	mJ	
Avalanche Current ^a	12119	WI WI	I _{AR}	2.7	A	
Repetitive Avalanche Energy ^a			E _{AR}	2.5	mJ	
Maximum Power Dissipation	T _C =	25 °C	P _D 25 2.5		w	
Maximum Power Dissipation (PCB Mount)e	T _A =	25 °C				
Peak Diode Recovery dV/dtc			dV/dt	5.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	•••	
Soldering Recommendations (Peak Temperature)	for	10 s	~	260 ^d	°C	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

 $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 28 mH, $R_G = 25 \Omega$, $I_{AS} = 2.6 \text{ A}$ (see fig. 12). $I_{SD} \le 2.6 \text{ A}$, dl/dt $\le 70 \text{ A/}\mu\text{s}$, $V_{DD} \le V_{DS}$, $T_J \le 150 \text{ °C}$.

.6 mm from case.

```
When mounted on 1" square PCB (FR-4 or G-10 material).
```

Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	-	110		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	5.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							•
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$		200	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	Reference to 25 °C, I _D = 1 mA		0.30	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$		-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zara Cata Valtaga Drain Current	1	$V_{DS} = 200 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	-	25	μA
Zero Gate Voltage Drain Current I _{DSS}		V_{DS} = 160 V, V_{GS} = 0 V, T_{J} = 125 °C		-	-	250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V			-	1.5	Ω
Forward Transconductance	9 _{fs}	$V_{DS} = 50 \text{ V}, \text{ I}_{D} = 1.6 \text{ A}^{b}$		0.80	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5		-	140	-	pF
Output Capacitance	C _{oss}			-	53	-	
Reverse Transfer Capacitance	C _{rss}			-	15	-	
Total Gate Charge	Qg			-	-	8.2	
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 \text{ V}$ $I_{D} = 3.3 \text{ A}, V_{DS} = 160 \text{ V},$ see fig. 6 and 13 ^b		-	-	1.8	nC
Gate-Drain Charge	Q _{gd}			-	-	4.5	
Turn-On Delay Time	t _{d(on)}				8.2	-	- ns
Rise Time	t _r	V_{DD} = 100 V, I _D = 3.3 A, R _G = 24 Ω , R _D = 30 Ω , see fig. 10 ^b		-	17	-	
Turn-Off Delay Time	t _{d(off)}			-	14	-	
Fall Time	t _f			-	8.9	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH
Internal Source Inductance	L _S			-	7.5	-	
Drain-Source Body Diode Characteristic	S						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	2.6	Α
Pulsed Diode Forward Current ^a	I _{SM}			-	-	10	
Body Diode Voltage	V_{SD}	$T_{J} = 25 \ ^{\circ}C, \ I_{S} = 2.6 \ A, \ V_{GS} = 0 \ V^{b}$		-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	$T_{\rm J} = 25 \ ^{\circ}\text{C}, \ \text{I}_{\text{F}} = 3.3 \ \text{A}, \ \text{dl/dt} = 100 \ \text{A}/\mu\text{s}^{\rm b}$		-	150	310	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.60	1.4	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	on is dor	ninated b	y L _S and I	L _D)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.






Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$




Fig. 2 - Typical Output Characteristics, $T_C = 150 \ ^\circ C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit





Vishay Siliconix



* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91268.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.