查询IRF840LCLPbF供应商

VISHAY

捷多邦,专业PCB打样工厂,24小时加急出货

IRF840LCS, IRF840LCL, SiHF840LCS, SiHF840LCL

Vishay Siliconix

RoHS

COMPLIANT

Power MOSFET

ARY			
500			
V _{GS} = 10 V	0.85		
39	12379		
10	10		
19			
Single			
AK 263) G O	nnel MOSFET		
	500 V _{GS} = 10 V 39 10 19 Singl AK 263) G o		

FEATURES

- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30 V V_{GS} Rating
- Reduced C_{iss}, C_{oss}, C_{rss}
- Extremely High Frequency Operation
- Repetitive Avalanche Rated
- Lead (Pb)-free Available

DESCRIPTION

This new series of low charge Power MOSFETs achieve significantly lower gate charge then conventional Power MOSFETs. Utilizing the new LCDMOS (low charge device Power MOSFETs) technology, the device improvements are achieved without added product cost, allowing for reduced gate drive requirements and total system savings. In addition, reduced switching losses and improved efficiency are achievable in a variety of high frequency applications. Frequencies of a few MHz at high current are possible using the new low charge Power MOSFETs.

These device improvements combined with the proven ruggedness and reliability that characterize Power MOSFETs offer the designer a new power transistor standard for switching applications.

ORDERING INFORMATION				
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)	
Lead (Pb)-free	IRF840LCSPbF	-	IRF840LCLPbF	
	SiHF840LCS-E3		SiHF840LCL-E3	
SnPb	IRF840LCS	IRF840LCSTRR ^a	IRF840LCL	
	SiHF840LCS	SiHF840LCST ^a	SiHF840LCL	
Note				

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	$_{\rm C}$ = 25 °C, unless otherw	rise noted			
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage	V _{DS}	500	v		
Gate-Source Voltage	V _{GS}	± 30	V		
Continuous Drain Current	$V_{GS} \text{ at } 10 \text{ V} \qquad \frac{T_{C} = 25 \text{ °C}}{T_{C} = 100 \text{ °C}}$	ID	8.0	CO'A	
Continuous Drain Current	V_{GS} at 10 V $T_C = 100 \degree C$		5.1		
Pulsed Drain Current ^{a, e}	I _{DM}	28			
Linear Derating Factor	1-21-21	1.0	W/°C		
Single Pulse Avalanche Energy ^{b, e}	E _{AS}	510	mJ		
Avalanche Current ^a		I _{AR}	8.0	A	
Repetiitive Avalanche Energya	10 mal	E _{AR}	13	mJ	
Maximum Rower Dissinction	T _C = 25 °C	P	3.1	w	
Maximum Power Dissipation	T _A = 25 °C	P _D –	125	- vv	
Peak Diode Recovery dV/dt ^{c, e}	dV/dt	3.5	V/ns		
Operating Junction and Storage Temperature Rang	T _J , T _{stg}	- 55 to + 150	- °C		
Soldering Recommendations (Peak Temperature)	ations (Peak Temperature) for 10 s		300 ^d		

Notes

fdzsc.com

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Starting $T_J = 25$ °C, L = 14 mH, $R_G = 25 \Omega$, $I_{AS} = 8.0$ A (see fig. 12).

c. $I_{SD} \le 8.0$ Å, dl/dt ≤ 100 Å/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.

d 1.6 mm from case.

e. Uses IRF840LC/SiHF840LC data and test conditions.

Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mounted, steady-state) ^a	R _{thJA}	-	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		-!			•		
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_D = 250 \mu A$		500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to 25 °C, I _D = 1 mA ^c		-	0.63	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA
Zara Cata Valtaga Drain Current	I _{DSS}	V _{DS} = 500 V, V _{GS} = 0 V		-	-	25	μΑ
Zero Gate Voltage Drain Current		V _{DS} = 400 V	V _{DS} = 400 V, V _{GS} = 0 V, T _J = 125 °C		-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 4.8 A ^b	-	-	0.85	Ω
Forward Transconductance	g _{fs}	$V_{DS} = 50 \text{ V}, \text{ I}_{D} = 4.8 \text{ A}^{b}$		4.0	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5 ^c		-	1100	-	pF
Output Capacitance	C _{oss}			-	170	-	
Reverse Transfer Capacitance	C _{rss}			-	18	-	
Total Gate Charge	Qg			-	-	39	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	I _D = 8.0 A, V _{DS} = 400 V, see fig. 6 and 13 ^{b, c}	-	-	10	
Gate-Drain Charge	Q_{gd}				-	19	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 250 V, I _D = 8.0 A, R _G = 9.1 Ω, R _D = 30 Ω, see fig. 10 ^{b, c}		-	12	-	- ns
Rise Time	t _r			-	25	-	
Turn-Off Delay Time	t _{d(off)}			-	27	-	
Fall Time	t _f			-	19	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	١ _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	8.0	Α
Pulsed Diode Forward Current ^a	I _{SM}			-	-	28	~
Body Diode Voltage	V _{SD}	$T_{J} = 25 \ ^{\circ}C, \ I_{S} = 8.0 \ A, \ V_{GS} = 0 \ V^{b}$		-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 8.0 \text{ A}, dI/dt = 100 \text{ A}/\mu \text{s}^{\text{b, c}}$		-	490	740	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	3.0	4.5	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dom			ninated by	/ L _S and I	∟ _D)

Notes


a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %. c. Uses SiHF840LC data and test conditions.



Vishay Siliconix





vas - 10V

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

VISHAY



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91068.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.