## 5－BIT PROGRAMMABLE 3－PHASE SYNCHRONOUS BUCK CONTROLLER IC PRELIMINARY DATA SHEET TEST SPEC DESCRIPTION

The IRU3055 is a 3－phase synchronous Buck controller which provides high performance DC to DC converter for high current applications．

The IRU3055 controller IC is specifically designed to meet Intel and AMD specifications for the new microproces－ sor requiring low voltage and high current．

The IRU3055 features under－voltage lockout for both 5V and 12 V supplies，an external and programmable soft－ start function as well as programming the oscillator fre－ quency by using an external resistor．

## FEATURES

－Meets VRM 9．0 Specification
－3－Phase Controller with On－Board MOSFET Driver
－On－Board DAC programs the output voltage from 1.075 V to 1.850 V
－Loss－less Short Circuit Protection
－Programmable Frequency
－Synchronous operation allows maximum efficiency
－Minimum Part Count
－Soft－Start
－Power Good Function
－Hiccup Mode Current Limit

## APPLICATIONS

Intel Pentium 4 and AMD K7

TYPICAL APPLICATION


## PACKAGE ORDER INFORMATION

| $\mathrm{T}_{\mathrm{A}}\left({ }^{\circ} \mathrm{C}\right)$ | DEVICE | PACKAGE |
| :---: | :---: | :---: |
| 0 To 70 | IRU3055CQ | 36－Pin Plastic QSOP WB（Q） |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{\mathrm{CH} 12}$ and $\mathrm{V}_{\mathrm{ch} 3}$ Supply Voltage
30 V (not rated for inductor load)
VCL1 and Vcl23 Supply Voltage .................................. 20 V
Vcc Supply Voltage ................................................. 7V
Storage Temperature Range ...................................... $-65^{\circ} \mathrm{C}$ To $150^{\circ} \mathrm{C}$
Operating Junction Temperature Range ..................... $0^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

## PACKAGE INFORMATION



## ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $\mathrm{V}_{\mathrm{c} 1}=\mathrm{V}_{\text {cl2 }}=\mathrm{V}_{\text {ch1 }}=\mathrm{V}_{\text {ch }}=12 \mathrm{~V}$, $\mathrm{Vcc}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$. Typical values refer to $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current Section Operating Supply Current | $\begin{aligned} & \text { Icc } \\ & \text { ICLH } \end{aligned}$ | ```CL High Side=3000pF CL Low Side=6000pF V5 V12 (150KHz frequency)``` | $\begin{aligned} & 17 \\ & 30 \end{aligned}$ | $\begin{array}{r} 19 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & 21 \\ & 70 \\ & \hline \end{aligned}$ | mA |
| VID Section <br> DAC Output Voltage (Note 1) | Vdac |  | -1.5 | Vs | +1.5 | \% |
| DAC Output Line Regulation | Lreg | $4.5<\mathrm{Vcc}<5.5 \mathrm{~V}$ | -0.7 | -0.06 | +0.7 | \% |
| DAC Output Temp Variation | Treg | $0^{\circ} \mathrm{C}<$ temp $<70^{\circ} \mathrm{C}$ |  | 1.4 | 2 | \% |
| VID Input LO |  |  |  |  | 0.4 | V |
| VID Input HI |  |  | 2 |  |  | V |
| VID Input Internal Pull-Up Resistor to 3.3 V | VIDR |  | 12.4 | 16.4 | 20.4 | K $\Omega$ |

International IER Rectifier

| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Good Section <br> Under-Voltage Lower Trip Point | PGuvL | Vout Ramping Down | 0.88 Vs | 0.90Vs | 0.92 Vs | V |
| Under-Voltage Upper Trip Point | PGuvh | Vout Ramping Up | 0.89 Vs | 0.91 Vs | 0.93 Vs | V |
| UV Hysteresis | PGHyst |  | 0.001 Vs | 0.01 Vs | 0.02 Vs | V |
| Over-Voltage Upper Trip Point | OVL | Vout Ramping Up | 1.10 Vs | 1.11 Vs | 1.12 Vs | V |
| Over-Voltage Lower Trip Point | $\mathrm{OV}_{\mathrm{H}}$ | Vout Ramping Down | 1.09 Vs | 1.10 Vs | 1.11 Vs | V |
| OV Hysteresis | OV ${ }_{\text {HYSt }}$ |  | 0.001 Vs | 0.01 Vs | 0.02Vs | V |
| Power Good Output LO | PGL | RL=3mA | 0 | 0.04 | 0.4 | V |
| Power Good Output HI | PGH | RL=5K Pull-Up to 5V | 4.8 | 4.9 | 5 | V |
| UVLO Threshold - 5V | UVLO5UP | Supply Ramping Up | 4.2 | 4.34 | 4.5 | V |
| UVLO Hysteresis - 5V | UVLO5HYST | Supply Ramping Down | 0.22 | 0.32 | 0.42 | V |
| UVLO Threshold - 12V | UVLO ${ }_{12 \mathrm{UP}}$ | Supply Ramping Up | 10.2 | 10.5 | 10.8 | V |
| UVLO Hysteresis - 12V | UVLO ${ }_{12 \mathrm{HYST}}$ | Supply Ramping Down | 0.5 | 0.7 | 0.9 | V |
| Over-Voltage Section OVP Threshold | OVP ${ }_{\text {th }}$ | Fault Pin | 1.1 Vs | 1.15 Vs | 1.2 Vs | V |
| Error Amp Section Transconductance | $\mathrm{g}_{\mathrm{m}}$ |  |  | 720 |  | $\mu \mathrm{mho}$ |
| Input Bias Current | IBERR | CS1, CS2, CS3 | 0.5 | 2.5 | 5 | $\mu \mathrm{A}$ |
| Input Offset Voltage | VOSERr | Fb to V ${ }_{\text {set }}$ |  | 3 | 6 | mV |
| Current Sense Section Input Bias Current | IBcs | CS1, CS2, CS3 |  | 0.9 |  | $\mu \mathrm{A}$ |
| Input Offset Voltage | VOScs | CS1 to CS2, CS1 to CS3 |  | 2 | 4 | mV |
| CS Matching | CSmATCH | Difference between any CS |  | 2 | 4 | mV |
| Current Limit Section OC Threshold Set Current | IBoc | OCSet @ 0V | 120 | 160 | 200 | $\mu \mathrm{A}$ |
| OC Comp Offset Voltage | VOSoc | OCSet @ OC Threshold | -8 | -3 | +2 | mV |
| Hiccup Duty Cycle | Hıc | Css=0.1uF | 1 | 2.4 |  | \% |
| Soft-Start Section Charge Current | Iss | Soft-Start @ OV | 7 | 10 | 13 | $\mu \mathrm{A}$ |
| Output Drivers Section Rise Time | TRL $\mathrm{TRH}_{\mathrm{H}}$ | CL High Side=3000pF, <br> CL Low Side=6000pF | 25 | 50 | 75 | ns |
| Fall Time | $\begin{aligned} & \mathrm{TFL} \\ & \mathrm{TF}_{\mathrm{H}} \end{aligned}$ | CL High Side=3000pF, CL Low Side=6000pF | 25 | 50 | 75 | ns |
| Dead Band | $\begin{aligned} & \text { DBㄴ } \\ & \text { DBнц } \end{aligned}$ | CL High Side=3000pF, C. Low Side=6000pF, (Both Measured @ 10\%) |  | 130 |  | ns |
| Oscillator Section <br> Osc Frequency per Phase | fosc | $\mathrm{Rt}=50 \mathrm{~K} \Omega$ | 100 | 150 | 200 | KHz |
| PWM Ramping Voltage | Vosc | Peak to Peak | 1.98 | 2.02 | 2.06 | V |
| Duty cycle Matching | OSCmatch | LDrv or HDrv |  | 0.03 |  | \% |

Note 1: Vs refers to the set point voltage given in Table 1

| D4 | D3 | D2 | D1 | D0 | Vs | D4 | D3 | D2 | D1 | D0 | Vs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1.075 | 0 | 1 | 1 | 1 | 1 | 1.475 |
| 1 | 1 | 1 | 1 | 0 | 1.100 | 0 | 1 | 1 | 1 | 0 | 1.500 |
| 1 | 1 | 1 | 0 | 1 | 1.125 | 0 | 1 | 1 | 0 | 1 | 1.525 |
| 1 | 1 | 1 | 0 | 0 | 1.150 | 0 | 1 | 1 | 0 | 0 | 1.550 |
| 1 | 1 | 0 | 1 | 1 | 1.175 | 0 | 1 | 0 | 1 | 1 | 1.575 |
| 1 | 1 | 0 | 1 | 0 | 1.200 | 0 | 1 | 0 | 1 | 0 | 1.600 |
| 1 | 1 | 0 | 0 | 1 | 1.225 | 0 | 1 | 0 | 0 | 1 | 1.625 |
| 1 | 1 | 0 | 0 | 0 | 1.250 | 0 | 1 | 0 | 0 | 0 | 1.650 |
| 1 | 0 | 1 | 1 | 1 | 1.275 | 0 | 0 | 1 | 1 | 1 | 1.675 |
| 1 | 0 | 1 | 1 | 0 | 1.300 | 0 | 0 | 1 | 1 | 0 | 1.700 |
| 1 | 0 | 1 | 0 | 1 | 1.325 | 0 | 0 | 1 | 0 | 1 | 1.725 |
| 1 | 0 | 1 | 0 | 0 | 1.350 | 0 | 0 | 1 | 0 | 0 | 1.750 |
| 1 | 0 | 0 | 1 | 1 | 1.375 | 0 | 0 | 0 | 1 | 1 | 1.475 |
| 1 | 0 | 0 | 1 | 0 | 1.400 | 0 | 0 | 0 | 1 | 0 | 1.800 |
| 1 | 0 | 0 | 0 | 1 | 1.425 | 0 | 0 | 0 | 0 | 1 | 1.825 |
| 1 | 0 | 0 | 0 | 0 | 1.450 | 0 | 0 | 0 | 0 | 0 | 1.850 |

Table 1 - Set point voltage (Vs) vs. VID codes.

## PIN DESCRIPTIONS

| PIN\# | PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: | :--- |
| 1 | Rt | This pin programs the oscillator frequency in the range of 50KHz to 500KHz with an <br> external resistor connected from this pin to the ground. |
| 2 | Comp | Compensation for error amplifier. |
| 3 | Fb | This pin is connected directly to the output of the Core supply to provide feedback to the <br> Error amplifier. |
| 4 | SS | This pin provides the soft-start for the switching regulator. An internal current source <br> charges an external capacitor that is connected from this pin to the ground which ramps <br> up the outputs of the switching regulator, preventing the outputs from overshooting as <br> well as limiting the input current. The second function of the Soft-Start cap is to provide <br> long off time (HICCUP) for the synchronous MOSFET during current limiting. |
| 5 | CS1 | Current sense feedback for channel 1, 2, 3. <br> 6 |
| 8 | CS2 | CS3 |

International IپR Rectifier

| PIN\# | PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: | :---: |
| 15 | Fault | Fault detector. When the output exceeds the OVP trip point, the fault pin switches to 2.8 V and pulls down the soft-start. |
| 16 | OCSet | This pin is connected to the drain of the synchronous MOSFET in channel 1 of the Core supply and it provides the positive sensing for the internal current sensing circuitry. An external resistor programs the over current threshold depending on the Pbs(on) of the power MOSFET. |
| $\begin{aligned} & 17 \\ & 28 \end{aligned}$ | Gnd | Analog ground for internal reference and control circuitry. Connect to PGnd with a short trace. |
| 18 | SD | Shut down pin. Pulling-up this pin disables the outputs. |
| 19 | PGood | Power good pin. This pin is a collector output that switches Low when the output of the converter is not within $\pm 10 \%$ (typ) of the nominal output voltage. |
| 20 | Ref | 2 V reference output. |
| $\begin{aligned} & 21 \\ & 31 \\ & \hline \end{aligned}$ | Vсн3 $\mathrm{V}_{\mathrm{CH} 12}$ | These pins power the high side MOSFET driver. A minmum $1 \mu \mathrm{~F}$ ceramic cap must be connected from these pins to ground to provide peak drive current capability. |
| $\begin{aligned} & 22 \\ & 30 \\ & 32 \end{aligned}$ | HDrv3 <br> HDrv2 <br> HDrv1 | Output drivers for the high side power MOSFET. |
| $\begin{aligned} & 23 \\ & 27 \\ & 34 \end{aligned}$ | PGnd3 <br> PGnd2 <br> PGnd1 | These pins serve as the ground pins and must be connected directly to the ground plane. A high frequency capacitor ( 0.1 to $1 \mu \mathrm{~F}$ ) must be connected from pins $\mathrm{V}_{\mathrm{cL} 1}, \mathrm{~V}_{\mathrm{c} L 2}$ and $\mathrm{V}_{\mathrm{CH}}, \mathrm{V}_{\mathrm{CH} 12}$ to PG nd1, 2 and 3 for noise free operation. |
| $\begin{aligned} & 24 \\ & 26 \\ & 35 \end{aligned}$ | LDrw LDrv2 LDrv1 | Output driver for the synchronous power MOSFET. |
| $\begin{aligned} & 25 \\ & 36 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CL} 23} \\ & \mathrm{~V}_{\mathrm{CL}} \end{aligned}$ | These pins are connected to the 12 V supply and serves as the power Vcc pin for the low side output drivers. A high frequency capacitor ( 0.1 to $1 \mu \mathrm{~F}$ ) must be connected directly from these pins to PGnd1, PGnd2 and PGnd3 pins in order to supply the peak current to the power MOSFET during the transitions. |
| 29 | NC | No connection. |
| 33 | OCGnd | This pin is connected from the source of the synchronous MOSFET in channal 1 of the Core supply and it provides the reference point for the internal current sensing circuitry. |

## BLOCK DIAGRAM



Figure 2 - Simplified block diagram of the IRU3055.

## International Ier Rectifier

TYPICAL APPLICATION (1)


Parts List

| Ref Desig | Description | Value | Qty | Part\# | Manuf | Web site (www.) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q1,Q3,Q5 | MOSFET | $20 \mathrm{~V}, 9 \mathrm{~m} \Omega$ | 3 | IRF3704S | IR | irf.com |
| Q2,Q4,Q6 | MOSFET | $20 \mathrm{~V}, 6 \mathrm{~m} \Omega$ | 3 | IRF3711S | IR |  |
| U1 | Controller | Synchronous PWM | 1 | IRU3055 | IR |  |
| D1 | Schottky Diode | In Series | 1 | BAT54S | IR |  |
| L1 | Inductor | $1 \mu \mathrm{H}$ | 1 | Z9479-A | Coilcraft | coilcraft.com |
| L2,L3,L4 | Inductor | $1 \mu \mathrm{H}$ | 3 | T60-18 Core, 6-turns \#14 AWG wire |  |  |
| C1 | Cap, Ceramic | $1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 25 \mathrm{~V}$ | 1 | ECJ-3YB1E105K | Panosonic | maco.panasonic.co.jp |
| C2,C10 | Cap, Ceramic | 0.1援, Y5V, 25V | 2 | ECJ-2VF1E104Z | Panosonic |  |
| $\begin{aligned} & \hline \mathrm{C3}, \mathrm{C} 5, \mathrm{C} 9, \\ & \mathrm{C}, \mathrm{C} 11, \mathrm{C} 13 \end{aligned}$ | Cap, Ceramic | $1 \mu \mathrm{~F}, \mathrm{Y} 5 \mathrm{~V}, 16 \mathrm{~V}$ | 6 | ECJ-3VF1C105Z | Panosonic |  |
| C4 | Cap,Electrolytic | $1000 \mu \mathrm{~F}, 16 \mathrm{~V}$ | 1 |  | Any |  |
| C6 | Cap,Electrolytic | $1500 \mu \mathrm{~F}, 16 \mathrm{~V}$ | 6 | EEU-FJ1C152U | Panosonic | maco.panasonic.co.jp |
| C7 | Cap (Optional) | 100pF, X7R, 50V | 1 | ECU-V1H101KBN | Panosonic |  |
| C12 | Cap, Ceramic | 22nF, X7R, 50V | 1 | ECU-V1H223KBG | Panosonic |  |
| C14 | Cap,Electrolytic | $2700 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 13 \mathrm{~m} \Omega$ | 8 | EEU-FJOJ272U | Panosonic |  |
| R1 | Resistor | 2.2K, 1\% | 1 |  | Any |  |
| R2,R4,R5 | Resistor | 1.5K, 1\% | 3 |  | Any |  |
| R3 | Resistor | 47K, 1\% | 1 |  | Any |  |
| R6 | Resistor | 27K, 1\% | 1 |  | Any |  |

## APPLICATION INFORMATION

## Constant Switching Frequency 3-Phase Controller

IRU3055 is a 3-phase buck converter controller. For high current applications, multiple converters are usually connected in parallel to reduce the power capability for each individual converter as well as alleviate the thermal stress on each of the power devices. These individual converters share a common output, but may have different input sources. Each individual converter operates at the same switching frequency but at a different phase. As a result, the effective input current and output current ripple are much smaller compared with a single-phase converter. Another benefit will be faster dynamic load responses.

The block diagram of IRU3055 is shown in Figure 2. The 3 -phase oscillator provides a constant frequency and the three PWMs ramp signals with 120 degree phase shift. The three comparators and three PWM latches will generate three PWM outputs to the drivers which are built inside the IC. A typical 3-phase PWM signal is shown in Figure 4.


Figure 4 - The 3-phase PWM signal.

## Voltage and Current Loop

IRU3055 has three transconductance error amplifiers. The master Error amplifier is used to regulate the output voltage. The output voltage can connect directly, or through a resistor divider, to the Fb pin of the error amplifier. The compensation network at the output of the amplifier (Comp Pin) helps to stabilize the voltage loop. The non-inverting pin of the master amplifier is connected to the output of the DAC which interfaces with the micro processor core and determines the desired output voltage. Two additional transconductance amplifiers are used to balance the output inductor current among 3-phases.

## Output Current Ripple Reduction



Figure 5 - Output inductor currents and output capacitor ripple current.


Figure 6 - Normalized output current across output capacitor.
(Peak to peak current normalized to the $\mathrm{Vo} /(\mathrm{L} \times \mathrm{Fs})$ ).
One of advantages of the multi-phase converter is that the output current ripple is significantly reduced. The current from multiple converters tend to cancel each other so that the total output current flowing into the output capacitor is reduced. In this case, the output inductor in each individual buck converter can be selected smaller to improve the load transient response without sacrificing the output current ripple. Figure 5 shows a 3 phase inductor current and current ripple in the capacitor for 12 V input $1.5 \mathrm{~V}, 50 \mathrm{~A}, 3$-phase buck converter. The effective output ripple has three times frequency and a smaller amplitude compared with each individual converter. Figure 6 indicates the total ripple current, as a function of duty cycle, normalized to the parameter Vo/ $(\mathrm{L} \times \mathrm{Fs})$ at zero duty cycle.

## International IsR Rectifier

It is shown that the output current ripple is greatly reduced by multi-phase operation. At the certain duty cycle $D=1 / m$, where $m$ is the phase number, the output ripple will be near zero due to complete cancelation of inductor current ripple. The optimum number of phases exists for different applications.

## Output Inductor Current Sensing



Figure 7 - Loss-less inductive current sensing and current sharing.

The loss-less sensing current is achieved by sensing the voltage across the inductor. In Figure 7, L1 and L2 are inductors. $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ are inherent inductor resistance. The resistor R1 and capacitor C1 are used to sense the average inductor current. The voltage across the capacitors C 1 and C 2 represent the average current flowing into resistance RL1 and R⿺2. The time constant of the RC network should be equal or at most three times larger than the time constant L/RL.

$$
\begin{equation*}
\mathrm{R} 1 \times \mathrm{C} 1=(1 \sim 3) \times \frac{\mathrm{L}}{\mathrm{RL}} \tag{1}
\end{equation*}
$$

In order to minimize the effect of the bias current in IRU3055, the sensing resistor should be as small as possible. However, a small resistor will result in high power dissipation and a high value capacitor, a trade off has to be chosen. Typically, a $1 \mu \mathrm{~F}$ ceramic capacitor is a good start. In the Application Circuit (1), $\mathrm{L}=1 \mu \mathrm{H}$ and $R \mathrm{~L}=1.6 \mathrm{~m} \Omega$. The sensing resistor and capacitor is chosen as:

$$
\mathrm{R} 1=1.5 \mathrm{~K} \text { and } \mathrm{C} 1=1 \mu \mathrm{~F}
$$

The voltage across the sensing capacitors are sent to the pins CS1 and CS2. Suppose the inductor current in the inductor L2 is smaller than in inductor L1 and the voltage across capacitor C 1 will be greater than that across C2. The transconductance amplifier in IRU3055 will generate a positive current flowing into node Comp.

Through an internal resistor, there will be an additional voltage drop above the node Comp and then the voltage sent to the PWM comparator will be higher and the generated duty cycle for phase-2 will be larger. As a result, the inductor (L2) current will go up until the current balance is achieved. For accurate current sharing, the current sense from each inductor should be as symmetrical as possible. The layout is critical and the layout of the RC network should be as follows:

Connect the node from Resistor R1 (or R2) directly to the pad of inductor. Connect the other node of capacitor C1 and C2 together and connect to the output voltage terminal. In this case, the voltage at node C1 and C2 will have a common reference voltage that is output voltage. If the inductor inherent resistance as well as PCB trace are almost identical or symmetrical, almost perfect current sharing can be obtained. The PCB connection from three inductors to the output capacitor should have the same length and width. The feedback point from the output should be located such that the effect impedances from the three inductors to the output feedback sensing point are almost symmetrical or identical so that the noise will cancel each other. The current sharing accuracy is dependent upon the mismatch among the values of current sensing components and the current amplifier offset. It is recommended that all the inductors be from the same manufacturer and also be the same model so that mismatch will be minimized and the cost reduced. In most cases, with a good layout, the difference between 3 -channel currents can be limited to be below 2 A .

## Operation of IRU3055

## Over Current Protection

The IRU3055 senses the MOSFET switching current to achieve the over current protection. The diagram is shown in Figure 8. A resistor (Rset) is connected between pin OCSet and the drain of the low side MOSFET for phase1. Inside the IC, there is an internal $160 \mu \mathrm{~A}$ current source connected to OCSet pin. When the upper switch is turned off, the inductor current flows through the low side switch. The voltage at OCSet pin is given as:

$$
\begin{equation*}
\text { Vocset }=160 \mu \mathrm{~A} \times \mathrm{RsET}-\operatorname{RdS}(\mathrm{ON}) \times \mathrm{L} \mathrm{~L} 1 \tag{2}
\end{equation*}
$$



Figure 8 - Diagram of the over current sensing.

When the inductor current is large enough, the voltage across the low side switch is low enough so that the voltage at OCSet node is below zero and the comparator will flip and trigger a switch to discharge the soft-start capacitor at a certain slope rate. The system enters into a hiccup mode. The over current threshold can be set by resistor Rset. Suppose the current sharing is perfect, then the current flowing into phase 1 will be one third of the total output current. The maximum allowed output current can be represented as:

$$
\begin{align*}
& \operatorname{lmax}=160 \mu \mathrm{~A} \times \mathrm{Rset}^{2} /(\operatorname{Rds}(\mathrm{ON}) / 3) \\
& \mathrm{Rset}^{2}=\operatorname{lmax} \times \mathrm{RDS}_{(\text {On })} / 3 / 160 \mu \mathrm{~A} \tag{3}
\end{align*}
$$

Where Ros(on) is the ON resistance of low side MOSFET. In practice, the Ros(on) of MOSFET is temperature dependent. The overhead has to be considered. For practice, over current threshold has to be at least $50 \%$ higher than the nominal current plus ripple. In the demo-board, the maximum output current is set to be:

$$
\operatorname{lmax}=(1+50 \%) \times \text { lout }=1.5 \times 60 A=90 A
$$

Consider ripple current, select lmax=100A
For each phase, the maximum current is one third (33A), assuming good current sharing. The low side of MOSFET is IRF3711S. The On resistor at 150 degrees is given from the data sheet:

$$
\operatorname{Ros}(\mathrm{ON})=1.5 \times 6 \mathrm{~m} \Omega=9 \mathrm{~m} \Omega
$$

The over current setting resistor can be set as
Rset $=33 \mathrm{~A} \times 0.009 / 160 \mu \mathrm{~A}=1.86 \mathrm{~K}$
Select Rset $=2.2 \mathrm{~K}$


Figure 9-Operation waveforms at short circuit.
(Hiccup mode)
Ch1: Input current, 5A/div.
Ch2: Phase 1 inductor current, 10A/div.
Ch3: Soft-start capacitor voltage, 5V/div.
Ch4: Output voltage, 2V/div.

## Over Voltage Protection

The Fb pin is connected to the output voltage. An overvoltage condition is detected when the voltage at Fb pin is $15 \%$ higher than the programmed voltage by DAC. When the overvoltage occurs, the soft-start capacitor is discharged. The high side MOSFETs are turned off and the low side MOSFETs are turned on. As a result, the low side MOSFET of synchronous rectifier conduct and shunt the output voltage to ground and protect the load. In the meantime, the PGood pin is held to low.

## Soft-Start

The IRU3055 has a soft-start function to limit the current surge at the start-up. An external capacitor which is charged by a $10 \mu \mathrm{~A}$ internal current source is used to program the soft-start timing. The voltage of the external capacitor linearly increases, which forces the output voltage to go up linearly until the voltage at soft-start reaches the desired voltage. The following equation can be used to calculate the start up time.

$$
\begin{align*}
& 10 \mu \mathrm{~A} \times \text { tstart } / \mathrm{Css}=\mathrm{V}_{\text {SET }}+0.7 \mathrm{~V} \\
& \text { tstart }=\left(\mathrm{V}_{\text {SET }}+0.7 \mathrm{~V}\right) \times \mathrm{Css} / 10 \mu \mathrm{~A} \tag{4}
\end{align*}
$$

Where:
Css is the soft-start capacitor ( $\mu \mathrm{F}$ ).
$V_{\text {set }}$ is the voltage from DAC and equal to the desired output voltage.
For a 7.5 ms start-up time and 1.5 V output, the required capacitor will be 33 nF .

## Operation Frequency Selection

The operation switching frequency is determined by an external resistor (Rt). The switching frequency is approximately inversely proportioned to resistance (see Fig.10). The switching frequency can also be estimated by:

Fs $\cong 7500 / R t$
Where Rt is in $\mathrm{K} \Omega$ and Fs is in KHz .
For example, if the 150 KHz switching frequency is selected, the required Rt is calculated as:

$$
R t \cong 7500 / 150=50 \mathrm{~K} \Omega
$$



Figure 10 - The operation frequency vs. Rt.

## Synchronous-Rectifier Driver



Figure 11 - Supply $\mathrm{V}_{\text {CH12 }}, \mathrm{V}_{\text {сн3 }}$ with charge bump configuration.

Synchronous rectification reduces conduction losses in the rectifier by shunting the normal Schottky diode or MOSFET body diode with a low on-resistance MOSFET switch. The synchronous rectification also ensures good transient dynamic. For IRU3055, the 3-phase synchronous rectifier MOSFET drivers are built inside. To drive the high-side MOSFET, it is necessary to supply a gate voltage at least 4 V greater than the bus voltage. In IRU3055, the driver supply voltage for high side MOSFET driver is supplied through the $\mathrm{V}_{\text {сн12 }}$ and $\mathrm{V}_{\text {снз }}$ pins. If the input voltage for DC-DC converter is 5 V , the $\mathrm{V}_{\mathrm{CH} 12}$ and $\mathrm{V}_{\text {снз }}$ pins can be connected to 12 V or supplied by using charge pump configuration as shown in Figure 11.

If the voltage $\mathrm{V}_{\mathrm{c}} 1$ and $\mathrm{V}_{\mathrm{I}}$ in Figure 11 is connected to input voltage 12 V , the voltage at $\mathrm{V}_{\mathrm{CH} 12}$ and $\mathrm{V}_{\text {сн3 }}$ pins are charged up to almost twice the input voltage. The high side driver can be enabled. A capacitor in the range of $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ is generally adequate for capacitor C2. For high current applications, a large ceramic capacitor such as $2.2 \mu \mathrm{~F}$ is recommended. The diode can be a Schottky diode such as BAT54S.

With the charge bump configuration, shown in Figure 11, the voltage at pins $\mathrm{V}_{\mathrm{CH} 12}$ and $\mathrm{V}_{\mathrm{ch} 3}$ can be boosted up. When the low side MOSFET is on, the capacitor C2 is charged to voltage Vc1. When the high side MOSFET is ON , the energy in the capacitor C 2 is discharged to the bypass capacitor C 1 next to pins $\mathrm{V}_{\mathrm{ch} 12}$ and $\mathrm{V}_{\text {сн3. }}$ The voltage at $\mathrm{V}_{\mathrm{CH} 12}$ and $\mathrm{V}_{\text {сн3 }}$ pins is approximately the sum of the voltage Vc 1 and V I . The high side driver signal should be at least 4 V higher than the input voltage (Vin). The voltage Vc1 has to be 5 V or higher. For the demo-board, Vc 1 is equal to input voltage ( $\mathrm{V} \operatorname{in}=12 \mathrm{~V}$ ). If the low power dissipation of IC is preferred, especially at higher frequency, Vc1 can be connected to 5 V instead.

## Component Selection Guide

Output Inductor Selection
The inductor is selected based on the inductor current ripple, operation frequency and efficiency consideration. In general, a large inductor results in small output ripple and higher efficiency but big size. A small value inductor causes large current ripple and poor efficiency but small size. Generally, the inductor is selected based on the output current ripple. The optimum point is usually found between $20 \%$ and $50 \%$ ripple of output inductor current. For each phase synchronous buck converter, the output peak-to-peak current ripple is given by:

$$
\Delta \mathrm{i}(\text { PEAK - PEAK })=\left(\mathrm{V} \text { IN }-\mathrm{V}_{\text {OUT }}\right) \times \mathrm{V}_{\text {OUT }} /\left(\mathrm{L} \times \mathrm{Fs} \times \mathrm{V}_{\text {IN }}\right) \quad---(6)
$$

Assuming the output current is evenly distributed in each phase, we can define the ratio of the ripple current and nominal output current as:

$$
\text { LIR }=\Delta \mathrm{i}(\text { PEAK }- \text { PEAK }) / \text { lout } / \mathrm{m}
$$

Where LIR is typically between $20 \%$ to $50 \%$ and m is the phase number. In this case $m=3$. Then the inductor can be selected by:

$$
\begin{equation*}
\mathrm{L}>\mathrm{V}_{\text {out }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {out }}\right) /\left(\mathrm{Fs} \times \mathrm{V}_{\text {IN }} \times \mathrm{LIR} \times \text { lout } / \mathrm{m}\right) \tag{7}
\end{equation*}
$$

For example, in the application circuit, the ripple is selected as LIR=40\%, the inductor is selected as:

$$
\begin{aligned}
& \mathrm{L}>1.5 \times(12-1.5) /(150 \mathrm{~K} \times 12 \times 40 \% \times 60 \mathrm{~A} / 3)=1.1 \mu \mathrm{H} \\
& \text { Select } \mathrm{L}=1 \mu \mathrm{H}
\end{aligned}
$$

The RMS current of the inductor will be approximately equal to average current:

$$
\text { lout } / \mathrm{m}=60 / 3=20 \mathrm{~A} .
$$

The peak inductor current is about:

$$
\mathrm{I}_{\text {LPEAK })}=(1+\mathrm{LIR} / 2) \times \mathrm{lout} / \mathrm{m}=1.2 \times 20=24 \mathrm{~A}
$$

## Output capacitor selection

The voltage rating of the output capacitor is the same as output voltage. Typical available capacitors on the market are electrolytic, tantalum and ceramic. If electrolytic or tantalum capacitors are employed, the criteria is normally based on the value of Effective Series Resistance (ESR) of total output capacitor. In most cases, the ESR of the output capacitor is calculated based on the following relationship:

$$
\begin{equation*}
\mathrm{ESR}<\Delta \mathrm{V} / \Delta \mathrm{i} \tag{8}
\end{equation*}
$$

Where $\Delta \mathrm{V}$ is the maximum allowed output voltage drop during the transient and $\Delta i$ is the maximum output current variation. In the worst case, $\Delta \mathrm{i}$ is the maximum output current minus zero.

## Power MOSFET Selection

The IRU3055 is a controller for 3-phase synchronous buck converter. For each phase, the average inductor current will be one third of the total output current in an ideal case, which will greatly alleviate the thermal management for power switch. In general, the MOSFET selection criteria depends on the maximum drain-source voltage, RMS current and ON resistance (Ros(ON). For both high side and low side MOSFET, a drain-source voltage rating higher than maximum input voltage is necessary. In the demo-board, 20 V rating should be satisfied. The gate drive requirement for each MOSFET is almost the same. If logic-level MOSFET is used, some caution should be taken with devices at very low VGS to prevent undesired turn-on of the complementary MOSFET, which results a shoot-through circuit.

If output inductor current ripple is neglected, the RMS current of high side switch is given by:

$$
\begin{align*}
& \mathrm{I}_{\mathrm{RMS}(\mathrm{HI})}=\sqrt{\mathrm{D}} \times \mathrm{lout} / \mathrm{m} \\
& \mathrm{IRMS}(\mathrm{HI})=\sqrt{(\mathrm{Vout} / \mathrm{Vin})} \times \mathrm{lout} / \mathrm{m} \tag{9}
\end{align*}
$$

The RMS current of low side switch is given as:

$$
\begin{aligned}
& \operatorname{IRMS(LO)}=\sqrt{(1-\mathrm{D})} \times \mathrm{lout} / \mathrm{m} \\
& \operatorname{IRMS}(\text { LO })=\sqrt{\left(1-\text { VOUt }^{(V I N}\right)} \times \text { lout } / \mathrm{m}
\end{aligned}
$$

In the demo board, RMS current of high side switch is:

$$
\operatorname{lRMS}(H \|)=\sqrt{(1.5 / 12)} \times 60 / 3=7.1 \mathrm{~A}
$$

RMS current of low side switch is:

$$
\operatorname{lRms}(L 0)=\sqrt{(1-1.5 / 12)} \times 60 / 3=18.7 \mathrm{~A}
$$

For Ros(on) of MOSFET, it should be as small as possible in order to get highest efficiency. The MOSFET from International rectifier IRF3704S with a $\left.\operatorname{Ros}(O)^{\prime}\right)=9 \mathrm{~m} \Omega$, 20 V drain source voltage rating and 77A b is selected for high side MOSFET.

For a high input and low output case, the low side switch conducts most of output current and handles most of the thermal management. Two MOSFETs can be put in parallel to further reduce the effect Ros(on) and conduction losses. In the demo-board, MOSFET from International Rectifier IRF3711S with $\operatorname{Ros}(0 \mathrm{~N})=6 \mathrm{~m} \Omega, 20 \mathrm{~V} \mathrm{~V}$ Ds and 110 Alo is selected as synchronous MOSFET. The power dissipation includes conduction loss and switching loss.

The conduction loss for high side switch in each phase can be estimated by the following equation:

$$
\operatorname{Pcon}(\mathrm{HI})=\operatorname{RDS}(\text { ON }) \times \mathrm{q} \times(\mathrm{lout} / \mathrm{m}) \times(\mathrm{lout} / \mathrm{m}) \times\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)
$$

The low side switch power dissipation is:

$$
\operatorname{PcON}(\text { LO })=\operatorname{RDS}(\text { ON }) \times \mathrm{q} \times(\text { lout } / \mathrm{m}) \times(\text { lout } / \mathrm{m}) \times\left(1-\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)
$$

Where q is the temperature coefficient of ON resistor of MOSFET RBs(on) and can be found in MOSFET data sheet (typically between 1 and 2 ).

In this example, the MOSFET IRF3704S is chosen to be the high side switch with:

$$
\begin{aligned}
& \operatorname{Ros}(\text { (on })=9 \mathrm{~m} \Omega \\
& \mathrm{q}=1.5 @ 150^{\circ} \mathrm{C}
\end{aligned}
$$

The conduction loss for high side MOSFET is given as:

$$
P_{\text {con }(H 11)}=9 \mathrm{~m} \Omega \times 1.5 \times(60 / 3) \times(60 / 3) \times 1.5 / 12=0.68 \mathrm{~W}
$$

Low side switch is configured with one IRF3711 with $6 \mathrm{~m} \Omega$ Ros(on). The conduction loss is calculated as:

$$
\begin{aligned}
& \operatorname{Pcon}(L O)=6 \mathrm{~m} \Omega \times 1.5 \times(60 / 3) \times(60 / 3) \times(1-1.5 / 12) \\
& \mathrm{Pcon}(L)=3.15 \mathrm{~W}
\end{aligned}
$$

The switching loss for MOSFET is more difficult to calculate due to effect of the parasitic components, etc. The switching loss can be estimated by the following equation:

$$
\mathrm{Pssw}=\mathrm{V}_{\mathrm{Ds}(\text { OFF })} \times(\mathrm{tr}+\mathrm{tf}) \times \mathrm{Fs} \times \mathrm{Isw} / 2
$$

Where:
Vos(OfF) is the Drain to Source voltage when switch is turned off.
tr is the rising time.
tf is the fall time.
$\mathrm{F}_{\mathrm{s}}$ is the switching frequency.
Isw is the current in MOSFET when MOSFET is turned off. It can be estimated by:

$$
\text { Isw = loAD } / \mathrm{m}+\text { half of the ripple current }
$$

In this example, for low side MOSFET, the body diode is turned on before MOSFET is on. Therefore, the switching losses for low side MOSFET is almost zero due to zero voltage switching. For high side MOSFET, from data sheet, we have:

$$
\begin{aligned}
& \mathrm{tr}=50 \mathrm{~ns} \\
& \mathrm{tf}=50 \mathrm{~ns} \\
& \text { Select } \mathrm{Fs}=150 \mathrm{KHz} \\
& \mathrm{~V} \text { Ds(ofF) }=12 \mathrm{~V} \\
& \mathrm{Isw}=\mathrm{Peak} \text { Inductor Current }=24 \mathrm{~A} \\
& \mathrm{Psw}(H)=12 \mathrm{~V} \times(50 \mathrm{~ns}+50 \mathrm{~ns}) \times 150 \mathrm{KHz} \times 24 \mathrm{~A} / 2 \\
& \mathrm{Psw}(\mathrm{HI})=2.1 \mathrm{~W}
\end{aligned}
$$

The total power dissipation is:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}(H)=} \mathrm{P} \operatorname{Con}(H)+\mathrm{Psw}_{\mathrm{sw}(H)} \\
& \mathrm{P}_{\mathrm{D}(H)}=0.68 \mathrm{~W}+2.16 \mathrm{~W}=2.84 \mathrm{~W} \\
& \mathrm{P}_{\mathrm{D}(L)} \cong \mathrm{P}_{\operatorname{con}(L)}(L)=3.15 \mathrm{~W}
\end{aligned}
$$

## Heat Sink Selection

The criteria of selecting heat sink is based on the maximum allowable junction temperature of the MOSFETs. That is:

Where:
$\mathrm{T}_{\mathrm{A}}=$ The Ambient Temperature
PD $=$ Power Dissipation of each MOSFET
$R_{\text {ejc }}=$ The Thermal Resistance from junction to case
Recs $=$ the thermal resistance from case to heat sink
ResA $=$ the heat-sink-to-air thermal resistance
$\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}=$ maximum allowable junction temperature of MOSFET, for example $150^{\circ} \mathrm{C}$.
The maximum heat-sink-to-air thermal resistance is calculated as:
$R_{\theta s A}<\left(T_{J \text { (MAX) }}-T_{A}\right) / P_{D}-R_{\theta\lrcorner C}+R_{\theta c s}$
In this example, the MOSFET is mounted in the PCB board with more than 1 " square PCB board. Therefore, the junction temperature for MOSFET can be calculated as:

$$
T_{J}=T_{A}+P_{D} \times R_{\text {eJA }}
$$

Where Roja is the junction-to-ambient thermal resistance with MOSFET on 1 " square PCB board and it is available from MOSFET data sheet.

For MOSFET IRF3704S with D2 package, RөנA $=40^{\circ} \mathrm{C} /$ W. Assume ambient temperature is $\mathrm{T}_{\mathrm{A}}=35^{\circ} \mathrm{C}$. For high side MOSFET, the junction temperature is given as:

$$
35^{\circ} \mathrm{C}+2.84 \mathrm{~W} \times 40^{\circ} \mathrm{C} / \mathrm{W}=149^{\circ} \mathrm{C}
$$

For low side MOSFET, IRF3711s, the maximum junction temperature can be calculated as:

$$
35^{\circ} \mathrm{C}+3.15 \mathrm{~W} \times 40^{\circ} \mathrm{C} / \mathrm{W}=161^{\circ} \mathrm{C}
$$

This is the worst case. For conservative consideration, two IRF3711 can be put in parallel.

## Input Filter Selection



Figure 12 - Normalized input RMS current vs. duty cycle.

The selection criteria of input capacitor are voltage rating and the RMS current rating. For conservative consideration, the capacitor voltage rating should be 1.5 times higher than the maximum input voltage. The RMS current rating of the input capacitor for multi-phase converter can be estimated from the above Figure 12.

First, determine the duty cycle of the converter ( $\mathrm{Vo} / \mathrm{V}$ is ). The ratio of input RMS current over output current can be obtained. Then the total input RMS current can be calculated. From this figure, it is obvious that a multiphase converter can have a much smaller input RMS current, which results in a lower amount of input capacitors that are required.

For high current applications, multiple bulk input capacitors in parallel may be necessary. Some electrolytic capacitors, such as Panasonic HFQ series, Sanyo MVWX or equivalent may be put in parallel to provide a large current. In addition, ceramic bypass capacitors for high frequency de-coupling are recommended. Furthermore, some small ceramic capacitors should be put very close to the drain of the high side MOSFET and source of the low side switch to suppress the voltage spike caused by parasitic circuit parameters.

For high current applications, a $1 \mu \mathrm{H}$ input inductor is recommended to slow down the input current transient.

## Design Example

In the demo-board, the condition is as follows:

$$
\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.5 \mathrm{~V} \text { and lout }=60 \mathrm{~A}
$$

Output voltage regulation is within 100 mV during transient.
(1) Select Switching Frequency
$\mathrm{Fs}=150 \mathrm{KHz}$ for each phase
According to Figure 10 and equation (5), the oscillator selection resistor is given by:
$R t \cong 7500 / 150=50 \mathrm{~K}$
From Figure 10, select $\mathrm{Rt}=47 \mathrm{~K}$
(2) Soft-Start Capacitor

For 1.5 V output, $\mathrm{V}_{\mathrm{set}}=1.5 \mathrm{~V}$. The soft-start time of the converter can be estimated from equation (4):

$$
\text { tstart }=\left(\mathrm{V}_{\text {set }}+0.7 \mathrm{~V}\right) \times \mathrm{Css} / 10 \mu \mathrm{~A}
$$

If tstart $=20 \mathrm{~ms}$, then:
Css $=20 \mathrm{~ms} \times 10 \mu \mathrm{~A} /(1.5 \mathrm{~V}+0.7 \mathrm{~V})=95 \mathrm{nF}$
Choose Css=0.1 $\mu \mathrm{F}$
(3) Output Inductor and Capacitor Select the current ripple LIR=40\%, by equation (7): $\mathrm{L}>\mathrm{V}_{\text {out }} \times\left(\mathrm{V}_{\text {in }}-\mathrm{Vout}_{\text {out }}\right) /\left(\mathrm{Fs} \times \mathrm{V}_{\text {IN }} \times \mathrm{LIR} \times\right.$ lout $\left./ \mathrm{m}\right)$ L>1.5 $\times(12-1.5) /(150 \mathrm{~K} \times 12 \times 40 \% \times 60 \mathrm{~A} / 3)=1.1 \mu \mathrm{H}$

Select core from Micrometal, T60-18 with 6 turns \#14 AWG wire, which gives $1 \mu \mathrm{H}$ inductor, 15A RMS and 25 A saturation current. The DC resistor of inductor is $1.6 \mathrm{~m} \Omega$.

$$
\mathrm{L}=1 \mu \mathrm{H} \text { and } \mathrm{R}_{\mathrm{L}}=1.6 \mathrm{~m} \Omega
$$

The output capacitor is based on ESR. Suppose the maximum allowed voltage droop for 60A load is:

$$
\begin{aligned}
& \Delta V=100 \mathrm{mV} \\
& \mathrm{ESR}<\Delta \mathrm{V} / \Delta \mathrm{i}=100 \mathrm{mV} / 60 \mathrm{~A}=1.66 \mathrm{~m} \Omega
\end{aligned}
$$

Select 8 Panasonic capacitors. EEUFJOJ272U with $2700 \mu \mathrm{~F}$ and $13 \mathrm{~m} \Omega$ ESR each. The total:

$$
\begin{aligned}
& \text { Cout }=8 \times 2700 \mu \mathrm{~F}=21600 \mu \mathrm{~F} \\
& \mathrm{ESR}=13 \mathrm{~m} \Omega / 8=1.6 \mathrm{~m} \Omega
\end{aligned}
$$

(4) Senseless Inductor Current Sensing

With equation (1), we select the inductor sensing network which has a time constant:

$$
\begin{aligned}
& \mathrm{R} 2 \times \mathrm{C} 8=2 \times \mathrm{L} / \mathrm{RL} \\
& \text { Select: } \mathrm{C} 8=1 \mu \mathrm{~F} \\
& \mathrm{R} 2=2 \times 1 \mu \mathrm{H} /(1.6 \mathrm{~m} \Omega \times 1 \mathrm{uF})=1.25 \mathrm{~K}
\end{aligned}
$$

Select R2, R4 and R5 $=1.5 \mathrm{~K}$
(5) MOSFET Selection

By equation (9), the RMS current of high side MOSFET is given as:

$$
\begin{aligned}
& \operatorname{lrms}(H)=\sqrt{D} \times \text { lout } / m
\end{aligned}
$$

$\mathrm{D}=1.5 / 12=0.125$
lrms $=\sqrt{0.125} \times 60 \mathrm{~A} / 3=7.1 \mathrm{~A}$

Select MOSFET from International Rectifier IRF3704S with D-2 pak, which will result to:
$\operatorname{Rrds}_{\text {(on })}=9 \mathrm{~m} \Omega$ and 110A los current
For low side MOSFET:
Irms $($ LO) $=\sqrt{(1-\mathrm{D})} \times \mathrm{lout} / \mathrm{m}$
$D=V_{\text {out }} / V_{\mathbb{I}}=1.5 / 12=0.125$
$\operatorname{Irms(L)}=\sqrt{(1-0.125)} \times 60 / 3=19 \mathrm{~A}$
Select MOSFET from International Rectifier IRF3711S with D-2 package, which will result to:
$\operatorname{Ros}(0 \mathrm{~N})(\mathrm{L})=6 \mathrm{~m} \Omega$ and 110A current
(6) Over Current Setting

By equation (3), over current limit is set by Rset. The current limit should be at least $150 \%$ of the nominal output current. Set $I_{m a x}=90 \mathrm{~A}$ and 30A for each phase. For low side MOSFET, Bes(on) $=6 \mathrm{~m} \Omega$ and $9 \mathrm{~m} \Omega$ at $150^{\circ} \mathrm{C}$. The over current setting resistor is given by:

> RsEt $=\operatorname{lmax} \times \operatorname{Ros}(0 \mathrm{~N} / 3 / 3 / 160 \mu \mathrm{~A}$
> RsET $=90 \mathrm{~A} \times 9 \mathrm{~m} \Omega / 3 / 160 \mu \mathrm{~A}=1.7 \mathrm{~K} \Omega$
> Select $\mathrm{RSET}=2.2 \mathrm{~K} \Omega$

## (7) Compensation Design

For detailed explanation, please see IRU3037 data sheet. Select bandwidth of the system to be $1 / 10$ of switching frequency that is 15 KHz :

$$
\text { Fo }=2 \times 3.14 \times 15 \mathrm{KHz}=94 \mathrm{KHz}
$$

The compensation resistor can be calculated as:

$$
\mathrm{Rc}=\mathrm{Vosc} \times \mathrm{Fo} \times \mathrm{L} /\left(\mathrm{V}_{\mathrm{IN}} \times \mathrm{ESR} \times \mathrm{g}_{\mathrm{m}}\right)
$$

Where Vosc is the ramp peak voltage and $g_{m}$ is the transconductance of the error amplifier. From the data sheet:

Vosc $=2 \mathrm{~V}$
$\mathrm{g}_{\mathrm{m}}=720 \mu \mathrm{mho}$
$\mathrm{Rc}=2 \times 94 \mathrm{KHz} \times 1 \mu \mathrm{H} /(12 \times 1.6 \mathrm{~m} \Omega \times 720 \mu \mathrm{mho})$
$R \mathrm{c}=12 \mathrm{~K} \Omega$. Select $\mathrm{R} 6=\mathrm{Rc}=12.7 \mathrm{~K} \Omega$
The compensator capacitor is given as:

$$
\begin{aligned}
& \mathrm{Cc}=\sqrt{(\mathrm{L} \times \mathrm{CouT})} / 0.75 / \mathrm{Rc} \\
& \mathrm{Cc}=\sqrt{(1 \mu \mathrm{H} \times 21600 \mu \mathrm{~F})} / 0.75 / 12 \mathrm{~K} \Omega=16.3 \mathrm{nF} \\
& \text { Select } \mathrm{C} 12=\mathrm{Cc}=22 \mathrm{nF}
\end{aligned}
$$

In practice, the resistor Rc (R6 in Fig.3) can be tuned for a better dynamic load response. Higher Rc will result in a fast transient response. Cc (C12 in Fig.3) can be kept unchanged. In Fig.3. R6=27K $\Omega$.

## (8) Input Capacitor Selection

From the Figure 12, according to the duty ratio, pick up the normalized input RMS current. For this example:

$$
\begin{aligned}
& \operatorname{lrms(IN)/lout~}=0.15 \\
& \operatorname{lrms}(\mathbb{N})=0.15 \times 60 \mathrm{~A}=9 \mathrm{~A}
\end{aligned}
$$

Select Panosonic capacitor. Four EEUFJ1C152U with $1500 \mu \mathrm{~F}$ give results to:
$4 \times 2.5=10 \mathrm{~A}$ RMS current.

## Layout Considerations

For any switching converter, the current transition from one power device to another usually causes voltage spikes across the power component due to parasitic inductance and capacitance. These voltage spikes will result in reduction of efficiency, increased voltage stress of power components and radiated noise to circuit. A good layout can minimize these effects.

There are several critical loops for IRU3055 controlled multi-phase converter. The loop by synchronous MOSFETs and input capacitor is the most critical loop and it should be minimized as small as possible. Put a small ceramic capacitor next to the drain of high side switch and source of low side switch. Put the input capacitors to the high and low side switch as close as possible. The second loop is the gate of MOSFETs and the drivers from IRU3055. Because the IRU3055 includes the MOSFETs drivers inside, the signal path between driver to the gate of MOSFETs should be minimized. The trace should handle 1A transient current ability.

The following is a guideline of how to place the critical components and the connections between components in order to minimize the switching noises.

Start the layout by first placing the power components:
(1) Place the high side MOSFET Q1 and low side MOSFET Q2 as close to each other as possible so that the source of Q1 and drain of Q2 has the most possible shortest length.
(2) Place a capacitor (Electrolytic or ceramic or both) close to the drain of Q1 and source of Q2.
(3). If needed, place a snubber RC circuit next to Q2.
(4). Place the other 2-phase Q3, Q4 and Q5, Q6 following the same rule.
(5) Place output inductor Lo1, Lo2, Lo3 and output capacitor Cout. Make sure the output capacitors are evenly distributed among 3-phases and close to the output slot.
(6) Place IC IRU3055 such that the driver pins, HDrv1, HDrv2, Hdrv3 and LDrv1, LDrv2, LDrv3, have a relatively short distance from the corresponding MOSFET gate. In addition, make the 3 -phase driving signal path as symmetrical as possible. If the length of the gate signal path is more than 1 cm long, a 2 to $10 \Omega$ gate resistor is recommended to be in series in the gate signal path.
(7) Place bypass capacitor close to Vcc pin, Vref pin and $\mathrm{V}_{\text {сН12 }}, \mathrm{V}_{\text {сн3 }}$ pins and also soft-start capacitor to SS pin.
(8) Place a frequency selection resistor (Rt) close to Rt pin.
(9) Connect output inductor current sensing network such as R2, C8 close to IRU3055. One example of the layout is shown as follows:


Figure 13 - An example of layout connection for inductor current sensing.

Connect current sensing resistors Rs1,Rs2,Rs3 right to the pads of output inductor Lo1,Lo2,Lo3. Connect the other node of current sensing capacitors Cs1,Cs2,Cs3 together and directly connect to the output voltage terminal, which is also the sensing point for output voltage feedback sensing.
(10) Place feedback resistors (RfB1 and Rfв2) close to IC and place compensator network close to Comp pin. Note that the resistor $\mathrm{R}_{\mathrm{Fb} 1}$ and $\mathrm{R}_{\mathrm{Fb} 2}$, can be used to set the outputs slightly higher to account for the output drop at the load due to the trace resistance.

## Component Connection

- No data bus should be passing through the switching regulator especially close to the fast transition nodes such as PWM drivers or the inductor voltage.
- If possible, using four layer board, dedicate one layer to ground, another layer as power layer for the constant power input and output such as $5 \mathrm{~V}, 12 \mathrm{~V}$, and 1.5 V output. Connect all grounds to the ground plane using direct vias to the ground plane.
- Use large and low impedance/low inductance PCB plane to connect the high current path connections either using component side or the solder side. These connections include:
(a) Input capacitor to the drain of high side MOSFET Q1, Q3 and Q5.
(b) The interconnection between source of high side MOSFET such as Q1 and low side MOSFET such as Q2.
(c) From drain of low side MOSFET to output Inductor .
(d) From output inductor to output capacitor. Make sure the impedance from output inductor to output voltage slot (also the voltage feedback sensing point) are as identical or symmetrical as possible.
(e) From each output capacitor to output slot.
(f) From input inductor to input capacitor.

Connect the rest of the components using the shortest trace possible.

TEST WAVEFORMS FOR TYPICAL APPLICATION (1)

Tek Stop: $25.0 \mathrm{MS} / \mathrm{s}$


Figure 14-3-Phase inductor current at 60A load, Ch1, Ch2 and Ch3: 10A/div. Ch4: gate signal.


Figure 15 - Soft-start, Vcore and PGood.


Figure 16-60A Dynamic load response with 20A/ $\mu$ s slew rate.
Ch3: Output voltage, $100 \mathrm{mV} / \mathrm{div}, \mathrm{AC}$.
Ch4: Load current, 20A/us, sensed by $2 \mathrm{~m} \Omega$ resistor, 25A/div.

## Tek Stop: $5.00 \mathrm{MS} / \mathrm{s}$ <br> $\stackrel{133 \text { Acqs }}{\substack{\text { IT }}}$



Figure 17 - Zoomed 60A Load dynamic (rising).
Ch3: Output voltage, $100 \mathrm{mV} / \mathrm{div}$, AC.
Ch4: Load current, 20A/us, sensed by $2 \mathrm{~m} \Omega$ resistor, $25 \mathrm{~A} / \mathrm{div}$.


Figure 18-60A load dynamic waveforms with three-phase inductor current.
Ch1, Ch2 and Ch3: Inductor current, 10A/div.
Ch4: Load current, 20A/us, sensed by $2 \mathrm{~m} \Omega$ resistor, 25A/div.


Figure 19-60A load dynamic waveforms with three-phase inductor current. (Zoomed)
Ch1, Ch2 and Ch3: Inductor current, 10A/div.
Ch4: Load current, 20A/us, sensed by $2 \mathrm{~m} \Omega$ resistor, 25A/div.

TYPICAL APPLICATION (2)
For Intel Pentium 4 processor with Vcc VID generation and active voltage droop


Figure 20 - Application circuit of IRU3055 to implement active voltage droop as well as the 1.2 V VID voltage with VccVID Power Good.

International Igr Rectifier

## PARTS LIST FOR TYPICAL APPLICATION (2)

| Ref Desig | Description | Value | Qty | Part\# | Manuf | Web site (www.) |
| :--- | :--- | :--- | :---: | :--- | :--- | :--- |
| Q1,Q3,Q5 | MOSFET | $20 \mathrm{~V}, 9 \mathrm{~m} \Omega$ | 3 | IRF3704S | IR | irf.com |
| Q2,Q4,Q6 | MOSFET | $20 \mathrm{~V}, 6 \mathrm{~m} \Omega$ | 3 | IRF3711S | IR |  |
| U1 | Controller | Synchronous PWM | 1 | IRU3055 | IR |  |
| D1 | Schottky Diode | In Series | 1 | BAT54S | IR |  |
| L1 | Inductor | $1 \mu \mathrm{H}$ | 1 | Z9479-A | Coilcraft | coilcraft.com |
| L2,L3,L4 | Inductor | $1 \mu \mathrm{H}$ | 3 | T60-18 Core, 6-turns <br> \#14 AWG wire |  |  |
| C1 | Cap, Ceramic | $1 \mu \mathrm{~F}, \mathrm{X7R}, 25 \mathrm{~V}$ | 1 | ECJ-3YB1E105K | Panosonic | maco.panasonic.co.jp |
| C2,C10 | Cap, Ceramic | $0.1 \mu \mathrm{~F}, \mathrm{Y} 5 \mathrm{~V}, 25 \mathrm{~V}$ | 2 | ECJ-2VF1E104Z | Panosonic |  |
| C3,C5,C9, | Cap, Ceramic | $1 \mu \mathrm{~F}, \mathrm{Y} 5 \mathrm{~V}, 16 \mathrm{~V}$ | 6 | ECJ-3VF1C105Z | Panosonic |  |
| C8,C11,C13 |  |  |  |  |  |  |
| C4 | Cap,Electrolytic | $1000 \mu \mathrm{~F}, 16 \mathrm{~V}$ | 1 |  | Any |  |
| C6 | Cap,Electrolytic | $1500 \mu \mathrm{~F}, 16 \mathrm{~V}$ | 6 | EEU-FJ1C152U | Panosonic | maco.panasonic.co.jp |
| C7 | Cap (Optional) | $100 \mathrm{pF}, \mathrm{X7R}, 50 \mathrm{~V}$ | 1 | ECU-V1H101KBN | Panosonic |  |
| C12 | Cap, Ceramic | $22 \mathrm{nF}, 50 \mathrm{~V}$ | 1 |  | Panosonic |  |
| C14 | Cap,Electrolytic | $2700 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 13 \mathrm{~m} \Omega$ | 8 | EEU-FJ0J272U | Panosonic |  |
| R1 | Resistor | $2.2 \mathrm{~K}, 1 \%$ | 1 |  | Any |  |
| R2,R4,R5 | Resistor | $1.5 \mathrm{~K}, 1 \%$ | 3 |  | Any |  |
| R3 | Resistor | $47 \mathrm{~K}, 1 \%$ | 1 |  | Any |  |
| R6 | Resistor | $27 \mathrm{~K}, 5 \%$ | 1 |  | Any |  |


| Q7,Q8,Q9 | NPN Transistor |  | 3 | 2 N3904 | Any |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| U2A,B,C,D | OPAMP |  | 1 | LM324 | Any |  |
| C15 | Cap, Ceramic | $1 \mu \mathrm{~F}$, X7R, 16V | 1 | ECJ-2YB1C105K | Panosonic | maco.panasonic.co.jp |
| C16 | Cap, Ceramic | $0.47 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | 1 | ECJ-2YB1C474K | Panosonic |  |
| C17 | Cap, Ceramic | $0.1 \mu \mathrm{~F}, \mathrm{Y} 5 \mathrm{~V}, 25 \mathrm{~V}$ | 1 | ECJ-2VF1E104Z | Panosonic |  |
| C18 | Cap, Ceramic | $47 \mathrm{nF}, \mathrm{X7R}, 16 \mathrm{~V}$ | 1 | ECJ-2VF1E473K | Panosonic | sanyo.com |
| C19 | Cap, POSCAP | $15 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | 1 |  | Sanyo |  |
| R7,R8,R9 | Resistor | $2.2 \mathrm{~K}, 1 \%$ | 3 |  | Any |  |
| R13,R18 | Resistor | $4.7 \mathrm{~K}, 5 \%$ | 2 |  | Any |  |
| R10,R21 | Resistor | $1 \mathrm{~K}, 1 \%$ | 2 |  | Any |  |
| R11 | Resistor | 1.07 K, (tuned), 1\% | 1 |  | Any |  |
| R12,R15, | Resistor | $40 \mathrm{~K}, 1 \%$ | 3 |  | Any |  |
| R19 |  |  |  |  |  |  |
| R14 | Resistor | $10 \mathrm{~K}, 1 \%$ | 1 |  | Any |  |
| R16 | Resistor | $3.24 \mathrm{~K},($ tuned), 1\% | 1 |  | Any |  |
| R17 | Resistor | $1 \mathrm{M} \Omega, 1 \%$ | 1 |  | Any |  |
| R20 | Resistor | $60 \mathrm{~K}, 1 \%$ | 1 |  | Any |  |
| R22 | Resistor | $80 \mathrm{~K}, 1 \%$ | 1 |  |  |  |

## Introduction to Intel Specification



Figure 21 - The Intel specification for the load line.
According to the Intel spec, the output voltage is dependent on the load current. When the current goes up, the voltage goes down. The characteristic can be modeled by the following:

$$
\begin{equation*}
\text { Vo }=V_{\text {SEt }}-\text { Voffset }-K_{\text {Load }} \times l o \tag{10}
\end{equation*}
$$

Where Voffset is the offset voltage and Kload is the slope of load line.

Rearrangement results in:
$V_{\text {SEt }}=V_{o}+V_{\text {OfFSET }}+K_{\text {LoAd }} \times$ lo
For Intel spec:
Voffset $=25 \mathrm{mV}$
$\mathrm{K}_{\text {LOAD }}=98 \mathrm{mV} / 45 \mathrm{~A}=2.18 \mathrm{~m} \Omega$

## Implementation of Voltage Droop with IRU3055

With a single single-ended OPAMP, the IRU3055 can achieve voltage droop function as shown in Figure 22. The voltage Vc is a constant voltage such as 2 V or 5 V . The signal Vo+Rs $\times$ lo can be from inductor current sensing. The real application circuit is shown in Figure 20.


Figure 22 - Implement voltage droop with a single OPAMP.

With this simple circuit, the output voltage will linearly decrease as load current increases. The output voltage will fall in Intel spec. The resistor ratio "c" will determine the slope of the voltage-current load line. The resistor ratios " $d$ " and "e" determine the offset voltage.

In an ideal case, these parameters can be calculated by:

$$
\begin{aligned}
& \mathrm{c}=\frac{\mathrm{Rs}}{\mathrm{~K}_{\text {LOAD }}-\mathrm{Rs}} \\
& \mathrm{~d}=\frac{\mathrm{K}_{\text {LOAD }}}{\mathrm{Rs}} \times \frac{\mathrm{Vc}}{\text { VOFFSET }} \\
& \mathrm{e}=\frac{\mathrm{Vc}}{\text { VOFFSET }}
\end{aligned}
$$

Where $R s$ is equivalent current sensing resistors.
For a 3-phase converter with inductor current sensing:
$R s=\frac{R_{L}}{3}$
Where $R_{L}$ is the $D C$ resistance of the inductor.
In practice, the resistor ratios " $c$ " and " $d$ " have to be tuned in order to take some parasitic parameters such as PCB layout trace into account.

## Component selection guide

The implementation circuit is shown in Fig.20, Resistor R7, R8, R9 and capacitor C15 configures a inductor current losses sensing network to sense the load current. (Attn: The C15 and R11 must connect directly to the output terminal.) The RC networks that sense the inductor current have to satisfy the following:

$$
(R / 3) \times C=L / R L
$$

For example, in the application circuit in Figure 20, the inductor is $1 \mu \mathrm{H}$ and the DC resistance is $1.6 \mathrm{~m} \Omega$. If the filter capacitor C 15 is chosen to be $1 \mu \mathrm{~F}$, then the current sensing resistors R7, R8 and R9 are:

$$
\begin{aligned}
& \mathrm{R}=3 \times \mathrm{L} / \mathrm{R} / \mathrm{C} \\
& \mathrm{R}=3 \times 1 \mu \mathrm{H} / 1.6 \mathrm{~m} \Omega / 1 \mu \mathrm{~F}=1.87 \mathrm{~K}
\end{aligned}
$$

Because the given inductor is larger at zero current (it is $1.3 \mu \mathrm{H}$ at 0 current). A large resistor has to be taken.

In the application circuit in Figure 20, R7,R8 and R9=2.2K. Select R17 (referring to R2 in Figure 22) to be $1 \mathrm{M} \Omega$ if we consider the input bias of OPAMP LM324. Select R10 (referring to R 1 in Figure 22) to be $1 \mathrm{~K} \Omega$.

$$
\mathrm{R} 10=1 \mathrm{~K} \text { and } \mathrm{R} 17=1 \mathrm{M} \Omega
$$

Connect the voltage Vc to 2 V reference voltage shown in Figure 20.

$$
\mathrm{Vc}=2 \mathrm{~V}
$$

Calculating R22 (referring to $\mathrm{e} \times$ R1 in Figure 22) by the provided equation, we get

$$
\mathrm{R} 22=\mathrm{R} 17 \times \mathrm{Vc}_{\mathrm{c}} / \mathrm{V}_{\text {OFFSET }}=1 \mathrm{~K} \times 2 \mathrm{~V} / 25 \mathrm{mV}=80 \mathrm{~K}
$$

The resistor R11 and R16 (referring to $\mathrm{c} \times \mathrm{R} 1$ and $\mathrm{d} \times$ R2 in Figure 22) have to be tuned. From the suggested equation, they are in a few $K \Omega$ range. Because resistor R11 and R16 function independent, they can be tuned separately. First, connect the board and make the board work first. Put no load in the output. Then replace R16 with a $5 \mathrm{~K} \sim 20 \mathrm{~K}$ potentiometer and adjust the potentiometer so as the output voltage is about 25 mV lower than the DAC output setting. Because the output current is zero, the resistor R11 will not affect the output voltage. The DC offset is only dependent on R16. Select R16 with the tuned potentiometer value.

After R16 is tuned, replace R11 with a potentiometer. Connect the output voltage to certain current load (for example, half of the nominal load, 30A). Adjust the potentiometer so that the output voltage has the same voltage drops as Intel spec requests (for example, 95 mV drop comparing with zero current condition). Then select R11 with tuned potentiometer value.


Figure 23 - Test steady state output voltage for the circuit of IRU3055 with active droop.

The test data is displayed in Figure 23. The DAC input is 01110 , which refers to output voltage 1.5 V . The measured DAC output $\mathrm{V}_{\text {set }}$ is 1.490 V . The measured output voltage versus load current falls into the Intel specification as shown in Figure 23.

In this figure, at light load, the output voltage almost follows the Intel typical specification. At 40A, 50A and 60A loads, the output voltage is a slight deviation from the typical Intel spec. The reason is because the inductors get hot at high current loads. The resistance increases comparing with low load condition. As a result, there is more voltage droop than the theoretical prediction, because the specification at high current has larger tolerance. The Intel specification can be satisfied easily with the proposed circuit.

## Implement the 1.2V VID Regulator

If a Quadra-OPAMP such as LM324 is used, the additional 1.2V VID regulator as well as the power sequence can be implemented. In application circuit Figure 20, one OPAMP and a NPN transistor 2N3904 implement a $1.2 \mathrm{~V}, 30 \mathrm{~mA}$ VID voltage regulator. The VID voltage is also sent to the minus input of one OPAMP. When the VID voltage reaches 1 V , the OPAMP changes to high state and starts to charge up the RC network. The Resistor R15 and the capacitor C16 function as a delay network. 40 K and $0.1 \mu \mathrm{~F}$ will give about 1 ms delay. In the application circuit, $\mathrm{C} 16=0.47 \mu \mathrm{~F}$, which gives about 5 ms delay for a better illustration. When the voltage across capacitor C16 reaches 1V, the OPAMP will turn off the two NPN transistors. The soft-start capacitor of IRU3055, C10, starts to be charged up and output voltage, Vo, will smoothly go into steady state.

## EXPERIMENT WAVEFORMS FOR TYPICAL APPLICATION (2)




Figure 25-60A Load dynamic with $20 \mathrm{~A} / \mu$ s slew rate. Ch4: Output current, sensed through $2 \mathrm{~m} \Omega$ resistor, 25A/div. Ch3: Ouput voltage, DC offset $1.3 \mathrm{~V}, 100 \mathrm{mV} / \mathrm{div}$.


International IgR Rectifier

TYPICAL APPLICATION (3)


Figure 26 - Typical application of IRU3055 in notebook application.

PARTS LIST FOR TYPICAL APPLICATION (3)

| Ref Desig | Description | Value | Qty | Part\# | Manuf | Web site (www.) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q1, Q3, Q5 | MOSFET | $20 \mathrm{~V}, 9 \mathrm{~m} \Omega$ | 3 | IRF3704S | IR | irf.com |
| Q2, Q4, Q6 | MOSFET | $20 \mathrm{~V}, 6 \mathrm{~m} \Omega$ | 3 | IRF3711S | IR |  |
| Q7 | NPN Transistor |  | 1 | 2N3904 | Any |  |
| U1 | Controller | Synchronous PWM | 1 | IRU3055 | IR | irf.com |
| D1 | Schottky Diode | In Series | 1 | BAT54S | IR |  |
| D2 | Diode |  | 1 | 1N4148 | Any |  |
| D3 | Zener Diode |  | 1 | 1N5242A | Any |  |
| L1 | Inductor | $1.3 \mu \mathrm{H}$ | 1 | Z9479-A | Coilcraft | coilcraft.com |
| L2,L3,L4 | Inductor | $2 \mu \mathrm{H}, 15 \mathrm{~A}$ | 3 | T60-18 Core, 6 -turns \#14 AWG wire |  |  |
| C1 | Cap, Ceramic | 1 $\mu \mathrm{F}, \mathrm{X} 7 \mathrm{R}, 25 \mathrm{~V}$ | 1 | ECJ-3YB1E105K | Panosonic | maco.panasonic.co.jp |
| C2, C10 | Cap, Ceramic | 0.1援, Y5V, 25V | 2 | ECJ-2VF1E104Z | Panosonic |  |
| $\begin{aligned} & C 3,5,8,9 \\ & 11,13,15 \end{aligned}$ | Cap, Ceramic | $1 \mu \mathrm{~F}, \mathrm{Y} 5 \mathrm{~V}, 16 \mathrm{~V}$ | 7 | ECJ-3VF1C105Z | Panosonic |  |
| C4 | Cap,Electrolytic | $1000 \mu \mathrm{~F}, 16 \mathrm{~V}$ | 1 |  | Any |  |
| C6 | Cap,Electrolytic | $1500 \mu \mathrm{~F}, 16 \mathrm{~V}$ | 6 | EEU-FJ1C152U | Panosonic | maco.panasonic.co.jp |
| C12 | Cap, Ceramic | 22nF, X7R, 50V | 1 | ECU-V1H223KBG | Panosonic |  |
| C14 | Cap,Electrolytic | $2700 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 13 \mathrm{~m} \Omega$ | 8 | EEU-FJOJ272U | Panosonic |  |
| R1 | Resistor | 2.2K, 1\% | 1 |  | Any |  |
| R2,R4,R5 | Resistor | 3.3K, 1\% | 3 |  | Any |  |
| R3 | Resistor | 47K, 1\% | 1 |  | Any |  |
| R6 | Resistor | 20K, 1\% | 1 |  | Any |  |
| R7 | Resistor | 10, , 5\% | 1 |  | Any |  |

# International ISR Rectifier 

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information

International
(Q) QSOP Package, Wide Body 36-Pin


| 36-PIN |  |  |
| :---: | :---: | :---: |
| SYMBOL | MIN | MAX |
| A | 15.20 | 15.40 |
| B | 0.85 |  |
| B1 | 0.80 REF |  |
| C | 0.28 | 0.51 |
| D | 7.40 | 7.60 |
| E | 10.11 | 10.51 |
| F | 2.44 | 2.64 |
| G | 0.10 | 0.30 |
| H | $7^{\circ}$ TYP |  |
| J | 0.23 | 0.32 |
| K | $0^{\circ}$ | $8^{\circ}$ |
| L | 0.40 | 1.27 |
| R | 0.63 |  |
| R1 | $0.20 \pm 0.05$ |  |
| P | $7^{\circ} \pm 3^{\circ}$ |  |

NOTE: ALL MEASUREMENTS ARE IN MILLIMETERS.

# PACKAGE SHIPMENT METHOD 

| PKG <br> DESIG | PACKAGE <br> DESCRIPTION | PIN <br> COUNT | PARTS <br> PER TUBE | PARTS <br> PER REEL | T \& R <br> Orientation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q | QSOP Plastic, Wide Body | 36 | -- | 1500 | Fig A |



Figure A

