



ISO7230A ISO7231A

www.ti.com SLLS906-MAY 2008

One Megabit per Second Triple Digital Isolators

FEATURES

- 1-Mbps Signaling Rate
 - Low Channel-to-Channel Output Skew;
 1 ns max
 - Low Pulse-Width Distortion (PWD);
 2 ns max
 - Low Jitter Content; 1 ns Typ at 150 Mbps
- Typical 25-Year Life at Rated Working Voltage (see application note SLLA197 and Figure 10)
- 4000-V_{peak} Isolation, 560-V_{peak} V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2),
 IE 61010-1 and CSA Approved
- 4 kV ESD Protection
- Operate With 3.3-V or 5-V Supplies

- High Electromagnetic Immunity (see application note SLLA181)
- –40°C to 125°C Operating Range

APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

DESCRIPTION


The ISO7230A and ISO7231A are triple-channel digital isolators each with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by Tl's silicon dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.


The ISO7230 triple-channel device has all three channels in the same direction while the ISO7231 has two channels in one direction and one channel in opposition. These devices have an active-high output enable that when driven to a low level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.

The ISO7230A and ISO7231A have TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

In each device a periodic update pulse is sent across the isolation barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (Contact TI for a logic low failsafe option).

These devices require two supply voltages of 3.3-V, 5-V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS. These devices are characterized for operation over the ambient temperature range of –40°C to 125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS906-MAY 2008 www.ti.com





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTION DIAGRAM




Table 1. Device Function Table ISO723x (1)

V _{CC1}	V _{CC2}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
PU	PU	L	H or Open	L
PU		Х	L	Z
		Open	H or Open	Н
PD	PU	X	H or Open	Н
PD	PU	Х	L	Z

(1) PU = Powered Up; PD = Powered Down; X = Irrelevant; H = High Level; L = Low Level

AVAILABLE OPTIONS

PRODUCT	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION	MARKED AS	ORDERING NUMBER ⁽¹⁾
ISO7230ADW	1 Mbps	~1.5 V (TTL)	` ' 3/0 ISO7230A		ISO7230ADW (rail)
1307230ADW	1 Mbps	(CMOS compatible)	3/0	1007230A	ISO7230ADWR (reel)
ISO7231ADW	1 Mbps	~1.5 V (TTL)	2/1	ISO7231A	ISO7231ADW (rail)
1307231ADW	1 Mishe	(CMOS compatible)	2/1	1307231A	ISO7231ADWR (reel)

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

SLLS906-MAY 2008 www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)

					VALUE	UNIT
V_{CC}	Supply voltage	je ⁽²⁾ , V _{CC1} , V _{CC2}			-0.5 to 6	V
VI	Voltage at IN	, OUT, EN			-0.5 to 6	V
Io	Output current					mA
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4	
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
		Machine Model	ANSI/ESDS5.2-1996		±200	V
T_{J}	Maximum jun		170	°C		

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}	3.15		5.5	V
I _{OH}	High-level output current			4	mA
I _{OL}	Low-level output current	-4			mA
t _{ui}	Input pulse width	1			μs
1/t _{ui}	Signaling rate	0	1500 ⁽²⁾	1000	kbps
V _{IH}	High-level input voltage (IN) (EN on all devices)	2		V _{CC}	V
V_{IL}	Low-level input voltage (IN) (EN on all devices)	0		0.8	V
TJ	Junction temperature			150	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V. Typical sigalling rate under ideal conditions at 25°C.

All voltage values are with respect to network ground terminal and are peak voltage values.





ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V $^{\!(1)}$ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	' CURRENT						
	10070004	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		1	3	A
	ISO7230A	1 Mbps	EN ₂ at 3 V		1	3	mA
I _{CC1}	ISO7231A	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		6.5	11	A
	1301231A	1 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		6.5	11	mA
	ISO7230A	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		15	22	A
loca	1307230A	1 Mbps	EN ₂ at 3 V		16	22	mA
I _{CC2}	1007004 A	Quiescent	V _I = V _{CC} or 0 V, All channels, no load,		13	20	A
	ISO7231A	1 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		13	20	mA
ELECTR	RICAL CHARACTERISTICS	<u>'</u>					
I _{OFF}	Sleep mode output current	t	EN at VCC, Single channel		0		μΑ
	I limb lavel autout valtage		I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.8	V _{CC} - 0.8		V
V _{OH}	High-level output voltage		$I_{OH} = -20 \mu A$, See Figure 1	V _{CC} - 0.1			V
1/	Low lovel output voltage		I _{OL} = 4 mA, See Figure 1			0.4	V
V_{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 1			0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		IN from 0 \/ to \/			10	^
I _{IL}	Low-level input current		IN from 0 V to V _{CC}	-10			μΑ
C _I	Input capacitance to groun	ıd	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient in	mmunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH},t_{PHL}	Propagation delay	See Figure 1	40		95	no
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			10	ns
t _{sk(o)}	Channel-to-channel output skew (2)			0	2	ns
t _r	Output signal rise time	See Figure 4		2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	See Figure 2		15	20	no
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		12		μs

⁽¹⁾ Also referred to as pulse skew.

⁽²⁾ $t_{sk(0)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	6	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT						-	
	10070004	Quiescent	V V O V All also I I	- 1 FN - 1 O V		1	3	0
	ISO7230A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no loa		1	3	mA	
I _{CC1}	1007004 A	Quiescent	V _I = V _{CC} or 0 V, All channels, no loa	ad, EN₁ at 3 V,		6.5	11	^
	ISO7231A	1 Mbps	EN ₂ at 3 V			6.5	11	mA
		Quiescent				9	15	
	ISO7230A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no loa	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₂ at 3 V		9.5	15	mA
I _{CC2}	ISO7231A	Quiescent	V _I = V _{CC} or 0 V, All channels, no loa	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		8	12	A
	1507231A	1 Mbps	EN ₂ at 3 V			8	12	mA
ELECTR	ICAL CHARACTI	ERISTICS					·	
I _{OFF}	Sleep mode ou	tput current	EN at VCC, Single channel		0		μΑ	
				ISO7230	V _{CC} - 0.4			
V_{OH}	High-level outp	ut voltage		ISO7231 (5-V side)	V _{CC} - 0.8			V
			I _{OH} = -20 μA, See Figure 1		V _{CC} - 0.1			
	I avvilaval avitav	st coalta ma	I _{OL} = 4 mA, See Figure 1				0.4	V
V_{OL}	Low-level outpu	ut voltage	I _{OL} = 20 μA, See Figure 1			0.1	V	
V _{I(HYS)}	Input voltage h	ysteresis				150		mV
I _{IH}	High-level input	t current	IN from 0.1/45.1/				10	^
I _{IL}	Low-level input	current	IN from 0 V to V _{CC}		-10			μΑ
Cı	Input capacitan	ce to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode immunity	transient	V _I = V _{CC} or 0 V, See Figure 4		25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH},t_{PHL}	Propagation delay, low-to-high-level output	ISO723xA	Con Figure 4	40		100	20
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	150723XA	See Figure 1			11	ns
t _{sk(o)}	Channel-to-channel output skew (2)	ISO723xA/C			0	2.5	ns
t _r	Output signal rise time	See Figure 1			2		20
t _f	Output signal fall time		See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedar	nce output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-le	vel output	Coo Figure 2		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedan-	ce output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-lev	el output			15	20	
t _{fs}	Failsafe output delay time from input power lo	oss	See Figure 3		18		μs

 ⁽¹⁾ Also known as pulse skew
 (2) t_{sk(0)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

SLLS906-MAY 2008 www.ti.com



ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY	CURRENT				•			
	10070004	Quiescent	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	EN -+ 2 \/		0.5	1	A
	ISO7230A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no load	, EN ₂ at 3 V		1	2	mA
I _{CC1}	ISO7231A	Quiescent	V _I = V _{CC} or 0 V, All channels, no load	, EN ₁ at 3 V,		4.5	7	A
	1507231A	1 Mbps	EN ₂ at 3 V		4.5	7	mA	
	ISO7230A	Quiescent	V - V or 0 V All channels no load	EN at 2 V		15	22	mA
	1507230A	1 Mbps	$V_I = V_{CC}$ or 0 V, All channels, no load		16	22	MA	
I _{CC2}	ISO7231A	Quiescent	V _I = V _{CC} or 0 V, All channels, no load	, EN₁ at 3 V,		13	20	mA
	1507231A	1 Mbps	EN ₂ at 3 V			13	20	MA
ELECTR	RICAL CHARACTE	RISTICS						
I _{OFF}	Sleep mode ou	tput current	EN at VCC, Single channel			0		μΑ
			I _{OH} = -4 mA, See Figure 1	ISO7230	$V_{CC} - 0.4$			
V_{OH}	High-level outpo	ut voltage		ISO7231 (5-V side)	V _{CC} - 0.8			V
			I _{OH} = -20 μA, See Figure 1		V _{CC} - 0.1			
V	Low-level outpu	ıt voltogo	I _{OL} = 4 mA, See Figure 1				0.4	V
V_{OL}	Low-level outpu	ii voitage	$I_{OL} = 20 \mu A$, See Figure 1			0.1	V	
$V_{I(HYS)}$	Input voltage hy	/steresis				150		mV
I _{IH}	High-level input	current	INI from 0 1/ to 1/				10	^
I _{IL}	Low-level input	current	IN from 0 V to V _{CC}		-10			μΑ
C _I	Input capacitan	ce to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode immunity	transient	V _I = V _{CC} or 0 V, See Figure 4		25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 3.3-V and V_{CC2} at 5-V OPERATION

, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	ISO723xA	Con Figure 4	40	40 100		
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	150723XA	See Figure 1			11	ns
t _{sk(o)}	Channel-to-channel output skew (2)	ISO723xA			0	2.5	ns
t _r	Output signal rise time		0 5		2		
t _f	Output signal fall time		See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impe	edance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-hig	h-level output	Con Figure 0		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-imped	dance output	ce output See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low	v-level output			15	20	
t _{fs}	Failsafe output delay time from input power	er loss	See Figure 3		12		μs

Also known as pulse skew

6

t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



www.ti.com

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 $V^{(1)}$ OPERATION

, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT						
	10070004	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		0.5	1	^
	ISO7230A	1 Mbps	EN ₂ at 3 V		1	2	mA
I _{CC1}	10070044	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		4.5	7	^
	ISO7231A	1 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		4.5	7	mA
	10070004	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		9	15	^
	ISO7230A	1 Mbps	EN ₂ at 3 V		9.5	15	mA
I _{CC2}	10070044	Quiescent	V _I = V _{CC} or 0 V, all channels, no load,		8	12	^
	ISO7231A	1 Mbps	EN ₁ at 3 V, EN ₂ at 3 V		8	12	mA
ELECTR	ICAL CHARACTERISTICS						
I _{OFF}	Sleep mode output current		EN at V _{CC} , single channel		0		μΑ
V	Lligh lovel output voltage		I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.4			V
V _{OH}	High-level output voltage		$I_{OH} = -20 \mu A$, See Figure 1	V _{CC} - 0.1			V
V	Low lovel output voltage		I _{OL} = 4 mA, See Figure 1			0.4	V
V_{OL}	Low-level output voltage		I_{OL} = 20 μ A, See Figure 1			0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		INI from O.V. or V			10	
I _{IL}	Low-level input current		IN from 0 V or V _{CC}	-10			μΑ
Cı	Input capacitance to ground		IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient imme	unity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	1007004	Con Figure 4	45		110	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	ISO723xA	See Figure 1			12	ns
t _{sk(o)}	Channel-to-channel output skew (2)	ISO723xA			0	3	ns
t _r	Output signal rise time		See Figure 1		2		20
t _f	Output signal fall time				2		ns
t _{PHZ}	Propagation delay, high-level-to-high-im	pedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-h	igh-level output	See Figure 2		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-imp	edance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-lo	ow-level output			15	20	
t _{fs}	Failsafe output delay time from input por	wer loss	See Figure 3		18		μs


⁽¹⁾ Also referred to as pulse skew.

⁽²⁾ t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

SLLS906-MAY 2008 www.ti.com


TEXAS INSTRUMENTS


PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms






- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform



PARAMETER MEASUREMENT INFORMATION (continued)




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Texas

www.ti.com

INSTRUMENTS

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform

SLLS906-MAY 2008 www.ti.com



DEVICE INFORMATION

PACKAGE CHARACTERISTICS


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	7.7			mm
L(I02) Minimum external tracking (Creepage)		Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, T_A < 100°C		>10 ¹²		Ω
		Input to output, $V_{IO} = 500 \text{ V}$, $100^{\circ}\text{C} \le T_{A} \le T_{A} \text{ max}$		>10 ¹¹		Ω
C _{IO}	Barrier capacitance Input to output	V _I = 0.4 sin (4E6πt)		2		pF
CI	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		2		pF

REGULATORY INFORMATION

VDE	CSA	UL		
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾		
File Number: 40016131	File Number: 1698195	File Number: E181974		

⁽¹⁾ Production tested ≥ 3000 VRMS for 1 second in accordance with UL 1577.

DEVICE I/O SCHEMATICS





www.ti.com

THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TY	MAX	UNIT
θ_{JA}	Junction-to-air	Low-K Thermal Resistance ⁽¹⁾	16	3	°C/W
		High-K Thermal Resistance	96.	-C/VV	
θ_{JB}	Junction-to-Board Thermal Resistance		6		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance		4	3	°C/W
P _D	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50% duty cycle square wave		220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

TYPICAL CHARACTERISTIC CURVES







Figure 5.



V_{CC1} FAILSAFE THRESHOLD VS FREE-AIR TEMPERATURE



LOW-LEVEL OUTPUT CURRENT VS
LOW-LEVEL OUTPUT VOLTAGE





APPLICATION INFORMATION




Figure 9. Typical ISO7230 Application Circuit

LIFE EXPECTANCY vs WORKING VOLTAGE




Figure 10. Time Dependant Dielectric Breakdown Testing Results



PRODUCT NOTIFICATION

INSTRUMENTS

An ISO723xA anomaly occurs when a negative-going pulse below the specified 1 μ s minimum bit width is input to the device. The output locks in a logic-low condition until the next rising edge occurs after a 1 μ s period.

Positive noise edges in pulses of less than the minimum specified 1 μ s have no effect on the device, and are properly filtered.

To prevent noise from interfering with ISO723xA performance, it is recommended that an appropriately sized capacitor be placed on each input of the device





Figure 11. ISO723xA Anomaly




PACKAGE MATERIALS INFORMATION

28-May-2008


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7230ADWR	SOIC	DW	16	2000	330.0	16.4	10.9	10.78	3.0	12.0	16.0	Q1
ISO7231ADWR	SOIC	DW	16	2000	330.0	16.4	10.9	10.78	3.0	12.0	16.0	Q1





28-May-2008




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ISO7230ADWR	SOIC	DW	16	2000	358.0	335.0	35.0	
ISO7231ADWR	SOIC	DW	16	2000	358.0	335.0	35.0	

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com RFID www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications Audio www.ti.com/audio Automotive www.ti.com/automotive Broadband www.ti.com/broadband Digital Control www.ti.com/digitalcontrol Medical www.ti.com/medical Military www.ti.com/military Optical Networking www.ti.com/opticalnetwork Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated