

STRUMENTS



,24小时加急出货

www.ti.com

ISO7240CF SLLS869B-SEPTEMBER 2007-REVISED APRIL 2008

# QUAD DIGITAL ISOLATOR WITH SELECTABLE FAILSAFE OUTPUT

#### FEATURES

**EXAS** 

- 0-Mbps (DC) to 25 Mbps Signaling Rate
  - Low Channel-to-Channel Output Skew; 2 ns Max
  - Low Pulse-Width Distortion (PWD); 2.5 ns Max
- Typical 25-Year Life at Rated Working Voltage (see application note SLLA197 and Figure 11)
- 4000-V<sub>peak</sub> Isolation, 560 V<sub>peak</sub> V<sub>IORM</sub>
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1 and CSA Approved
- 4 kV ESD Protection

- **Operates with 3.3-V or 5-V Supplies**
- High Electromagnetic Immunity (see application note SLLA181)

专业PCB打样工厂

-40°C to 125°C Operating Range

### APPLICATIONS

- **Flat Plasma Display Panels**
- **Industrial Fieldbus**
- **Computer Peripheral Interface**
- Servo Control Interface WWW.DZSC.C
- **Data Acquisition**

## DESCRIPTION

The ISO7240CF is a quad-channel digital isolator with an input disable function and a selectable high or low failsafe-output function with the CTRL pin (pin 10). The device has logic input and output buffers separated by TI's silicon dioxide (SiO<sub>2</sub>) isolation barrier. When used in conjunction with isolated power supplies, the device blocks high voltage, isolates grounds, and prevents noise currents from entering the local ground and interfering with or damaging sensitive circuitry.


A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received for more than 4 µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to the logic state selected by the user.

The failsafe-output is a logic high when a logic-high is placed on the CTRL pin or it is left unconnected. If a logic-low signal is applied to the CTRL pin, the failsafe-output becomes a logic-low output state.

The ISO7240CF also includes an input disable function that prevents data from being passed across the isolation barrier to the output. When the inputs are disabled, the outputs are set by the CTRL pin.

This device may be powered from either 3.3-V or 5-V supplies on either side in any combination. Note that the signal input pins are 5-V tolerant regardless of the voltage supply level being used.

The device is characterized for operation over the ambient temperature range of -40°C to 125°C.



## ISO7240CF

SLLS869B-SEPTEMBER 2007-REVISED APRIL 2008

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

V <sub>CC1</sub>	V <sub>CC2</sub>	DATA INPUT (IN)	DISABLE INPUT (DISABLE)	FAILSAFE CONTROL INPUT (CTRL)	DATA OUTPUT (OUT)
PU	PU	Н	L or Open	Х	Н
PU	PU	L	L or Open	Х	L
Х	PU	Х	Н	H or Open	Н
Х	PU	Х	Н	L	L
PD	PU	Х	Х	H or Open	Н
PD	PU	Х	Х	L	L

#### **DEVICE FUNCTION TABLE**<sup>(1)</sup>

(1) PU = Powered Up; PD = Powered Down; X = Irrelevant; H = High Level; L = Low Level

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

					VALUE	UNIT
$V_{CC}$	Supply voltage	<sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>			–0.5 to 6	V
VI	Voltage at IN, C	DUT, EN			–0.5 to 6	V
I <sub>O</sub>	Output current				±15	mA
	Electrostatic	Human Body Model	Electrostatic discharge JEDEC Standard 22, Test Method A114-C.01		±4	kV
ESD	discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±15 ±4	
		Machine Model	ANSI/ESDS5.2-1996		±200	V
TJ	Maximum iunction temperature					°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal and are peak voltage values.

### **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP	MAX	UNIT
V		4.5		5.5	V
V <sub>CC</sub>	Supply voltage, V <sub>CC1</sub> , V <sub>CC2</sub>	3		3.6	v
I <sub>OH</sub>	High-level output current			4	mA
I <sub>OL</sub>	Low-level output current	-4			mA
t <sub>ui</sub>	Input pulse width	40			ns
1/t <sub>ui</sub>	Signaling rate	0	30 <sup>(1)</sup>	25	Mbps
VIH	High-level input voltage (IN, DISABLE, CTRL)	2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage (IN, DISABLE, CTRL)	0		0.8	V
TJ	Junction temperature			150	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

(1) Typical signaling rate under ideal conditions at 25°C.



**ISO7240CF** SLLS869B-SEPTEMBER 2007-REVISED APRIL 2008

www.ti.com

#### **ELECTRICAL CHARACTERISTICS**

V<sub>CC1</sub> and V<sub>CC2</sub> at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply ourrent	Quiescent	V = V or $0 V$ all channels no load		1	3	mA
I <sub>CC1</sub>	Supply current	25 Mbps	$V_{I} = V_{CC}$ or 0 V, all channels, no load		7	10.5	ША
	Cumply summark	Quiescent			15	22	mA
I <sub>CC2</sub>	Supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ all channels, no load}$		17	25	
I <sub>OFF</sub>	Sleep mode output curr	ent	DISABLE at V <sub>CC</sub> , single channel		0		μΑ
V	High lovel output veltes		I <sub>OH</sub> = -4 mA, See Figure 1	$V_{CC} - 0.4$			V
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20 \ \mu A$ , See Figure 1	$V_{CC} - 0.1$			v
V		•	I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
V <sub>OL</sub>	Low-level output voltage	Ð	I <sub>OL</sub> = 20 μA, See Figure 1			0.1	v
V <sub>I(HYS)</sub>	Input voltage hysteresis	;			200		mV
I <sub>IH</sub>	High-level input current					10	۸
IIL	Low-level input current		IN, DISABLE, CTRL from 0 V to V <sub>CC</sub>	-10			μA
CI	Input capacitance to gro	ound	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transier	nt immunity	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ See Figure 4}$	35	50		kV/μs

#### SWITCHING CHARACTERISTICS

V<sub>CC1</sub> and V<sub>CC2</sub> at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, low-to-high-level output	See Figure 1	18		42	20
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	- See Figure 1			2.5	ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				8	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(3)</sup>			0	2	ns
t <sub>r</sub>	Output signal rise time	See Figure 1		2		20
t <sub>f</sub>	Output signal fall time	- See Figure 1		2		ns
t <sub>wake</sub>	Wake time from input disable	See Figure 2		15		μs
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		12		μs

(1)

Also referred to as pulse skew.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the (2)

(3) same direction while driving identical specified loads. SLLS869B-SEPTEMBER 2007-REVISED APRIL 2008



www.ti.com

#### **ELECTRICAL CHARACTERISTICS**

V<sub>CC1</sub> at 5 V and V<sub>CC2</sub> at 3.3 V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		Quiescent	y' = y' or $0 y'$ all shappeds, no load		1	3	mA
I <sub>CC1</sub>	Supply current	25 Mbps	$V_{I} = V_{CC}$ or 0 V, all channels, no load		7	10.5	ША
	Cupply ourrent	Quiescent	V V or 0.V oll sharpeds no load		9.5	15	~ ^
I <sub>CC2</sub>	Supply current	25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, all channels, no load		10.5	17	mA
I <sub>OFF</sub>	Sleep mode output cur	rent	DISABLE at Vcc, single channel		0		μΑ
V <sub>OH</sub> High-	High lovel output veltor		I <sub>OH</sub> = -4 mA, See Figure 1	$V_{CC} - 0.4$			V
	High-level output voltage		$I_{OH} = -20 \ \mu A$ , See Figure 1	$V_{CC} - 0.1$			v
V		•	I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
V <sub>OL</sub>	Low-level output voltag	е	$I_{OL} = 20 \ \mu A$ , See Figure 1			0.1	v
V <sub>I(HYS)</sub>	Input voltage hysteresis	3			200		mV
I <sub>IH</sub>	High-level input current	:				10	۵
IIL	Low-level input current		IN, DISABLE, CTRL from 0 V to V <sub>CC</sub>	-10			μA
CI	Input capacitance to gr	ound	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transie	nt immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 4	25	50		kV/μs

#### SWITCHING CHARACTERISTICS

V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, low-to-high-level output	- See Figure 1	20		46	20
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$				3	ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				10	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(3)</sup>			0	2.5	ns
t <sub>r</sub>	Output signal rise time	See Figure 1		2		~~~
t <sub>f</sub>	Output signal fall time	- See Figure 1		2		ns
t <sub>wake</sub>	Wake time from input disable	See Figure 2		15		μs
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		18		μs

Also referred to as pulse skew. (1)

 $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the (2)

(3) same direction while driving identical specified loads.

4



**ISO7240CF** SLLS869B-SEPTEMBER 2007-REVISED APRIL 2008

www.ti.com

#### **ELECTRICAL CHARACTERISTICS**

V<sub>CC1</sub> at 3.3-V, V<sub>CC2</sub> at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply current	Quiescent	V = V or $0 V$ all shappeds to load		0.5	1	mA
I <sub>CC1</sub>	Supply current	25 Mbps	$V_{I} = V_{CC}$ or 0 V, all channels, no load		3	5	ШA
	Supply ourrent	Quiescent	V V or 0.V oll sharpeds as load		15	22	
I <sub>CC2</sub>	Supply current	25 Mbps	$V_{I} = V_{CC}$ or 0 V, all channels, no load		17	25	mA
I <sub>OFF</sub>	Sleep mode output curr	ent	DISABLE at V <sub>CC</sub> , single channel		0		μΑ
V	High lovel output voltos	•	I <sub>OH</sub> = -4 mA, See Figure 1	$V_{CC} - 0.4$			V
V <sub>OH</sub> High-level output	High-level output voltag	e	$I_{OH} = -20 \ \mu A$ , See Figure 1	V <sub>CC</sub> – 0.1			
V		_	I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V
V <sub>OL</sub>	Low-level output voltage	÷	$I_{OL} = 20 \ \mu A$ , See Figure 1		0	0.1	v
V <sub>I(HYS)</sub>	Input voltage hysteresis	;			200		mV
I <sub>IH</sub>	High-level input current					10	۸
IIL	Low-level input current		IN, DISABLE, CTRL from 0 V to V <sub>CC</sub>	-10			μA
CI	Input capacitance to gro	ound	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transier	nt immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 4	25	50		kV/μs

#### SWITCHING CHARACTERISTICS

V<sub>CC1</sub> at 3.3-V and V<sub>CC2</sub> at 5-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, low-to-high-level output	See Figure 1	22		51	20
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	- See Figure 1			3	ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				10	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(3)</sup>			0	2.5	ns
t <sub>r</sub>	Output signal rise time	See Figure 1		2		20
t <sub>f</sub>	Output signal fall time	- See Figure 1		2		ns
t <sub>wake</sub>	Wake time from input disable	See Figure 2		15		μs
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		12		μs

Also referred to as pulse skew. (1)

 $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the (2)

(3) same direction while driving identical specified loads. SLLS869B-SEPTEMBER 2007-REVISED APRIL 2008

#### Texas **INSTRUMENTS**

www.ti.com

## **ELECTRICAL CHARACTERISTICS**

V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Supply current	Quiescent	V = V or $0 V$ all channels no load		0.5	1	mA	
I <sub>CC1</sub>		25 Mbps	$V_{I} = V_{CC}$ or 0 V, all channels, no load		3	5	IIIA	
	Currently avante	Quiescent			9.5	15		
I <sub>CC2</sub>	Supply current	25 Mbps	$V_{I} = V_{CC}$ or 0 V, all channels, no load		10.5	17	mA	
I <sub>OFF</sub>	Sleep mode output cu	rrent	DISABLE at V <sub>CC</sub> , single channel		0		μΑ	
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> = -4 mA, See Figure 1	$V_{CC} - 0.4$			V	
			$I_{OH} = -20 \ \mu A$ , See Figure 1	V <sub>CC</sub> - 0.1				
V			I <sub>OL</sub> = 4 mA, See Figure 1			0.4	V	
V <sub>OL</sub>	Low-level output voltaç	Je	I <sub>OL</sub> = 20 μA, See Figure 1			0.1	v	
V <sub>I(HYS)</sub>	Input voltage hysteresi	is			200		mV	
IIH	High-level input curren	t				10	۵	
IIL	Low-level input current		IN, DISABLE, CTRL from 0 V to V <sub>CC</sub>	-10			μA	
CI	Input capacitance to g	round	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF	
CMTI	Common-mode transie	ent immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 4	25	50		kV/μs	

#### SWITCHING CHARACTERISTICS

V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3-V operation, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, low-to-high-level output	- See Figure 1	25		56	20
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$				4	ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				10	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(3)</sup>			0	3	ns
t <sub>r</sub>	Output signal rise time	See Figure 1		2		~~~
t <sub>f</sub>	Output signal fall time	- See Figure 1		2		ns
t <sub>wake</sub>	Wake time from input disable	See Figure 2		15		μs
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 3		18		μs


Also referred to as pulse skew. (1)

Also referred to as pulse skew.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(0)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the (2)

(3) same direction while driving identical specified loads.




#### PARAMETER MEASUREMENT INFORMATION




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>O</sub> = 50 $\Omega$ .
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.

#### Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms



- NOTE: Which ever test yields the longest time is used in this data sheet.
  - A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>O</sub> = 50 $\Omega$ .
  - B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.

Figure 2. Wake Time From Input Disable




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>O</sub> = 50 $\Omega$ .
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms

SLLS869B-SEPTEMBER 2007-REVISED APRIL 2008



#### PARAMETER MEASUREMENT INFORMATION (continued)



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns, Z<sub>O</sub> = 50 $\Omega$ .
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.


#### Figure 4. Common-Mode Transient Immunity Test Circuit

#### **DEVICE INFORMATION**

#### **PACKAGE CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	7.7			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, $T_A < 100^{\circ}C$		>10 <sup>12</sup>		Ω
		Input to output, $V_{IO} = 500 \text{ V}$ , $100^{\circ}\text{C} \le \text{T}_{A} \le \text{T}_{A} \text{ max}$		>10 <sup>11</sup>		Ω
CIO	Barrier capacitance Input to output	V <sub>I</sub> = 0.4 sin (4E6πt)		1		pF
CI	Input capacitance to ground	V <sub>I</sub> = 0.4 sin (4E6πt)		1		pF

#### **DEVICE I/O SCHEMATICS**



8



ISO7240CF SLLS869B-SEPTEMBER 2007-REVISED APRIL 2008

#### www.ti.com

#### THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
$\theta_{JA}$	lunction to air	Low-K Thermal Resistance <sup>(1)</sup>	16	8	°C/W
	Junction-to-air	High-K Thermal Resistance	96.	C/W	
$\theta_{JB}$	Junction-to-Board Thermal Resistance		6	1	°C/W
$\theta_{\text{JC}}$	Junction-to-Case Thermal Resistance		4	8	°C/W
$P_D$	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, \text{ T}_{\text{J}} = 150^{\circ}\text{C}, \text{ C}_{\text{L}} = 15 \text{ pF},$ Input a 12.5 MHz 50% duty cycle square wave		220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

#### **REGULATORY INFORMATION**


UL
Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: E181974

 Production tested ≥ 3000 VRMS for 1 second in accordance with UL 1577.



#### **TYPICAL CHARACTERISTIC CURVES**


www.ti.com



**TYPICAL CHARACTERISTIC CURVES (continued)** 



www.ti.com



#### **APPLICATION INFORMATION**

Figure 10. Typical ISO7240CF Failsafe-Low Application Circuit




Figure 11. Time Dependent Dielectric Breakdown Test Results

11

NOTE: It is recommended that the DISABLE pin not be left floating if unused in an application.



22-Apr-2008

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
ISO7240CFDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CFDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CFDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7240CFDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# PACKAGE MATERIALS INFORMATION


22-Apr-2008

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Pocket Quadrants

All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7240CFDWR	SOIC	DW	16	2000	330.0	16.4	10.9	10.78	3.0	12.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

22-Apr-2008




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7240CFDWR	SOIC	DW	16	2000	406.0	348.0	63.0

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products	
Amplifiers	am
Data Converters	data
DSP	dsp
Clocks and Timers	ww
Interface	inte
Logic	logi
Power Mgmt	pow
Microcontrollers	mic
RFID	WW
RF/IF and ZigBee® Solutions	ww

mplifier.ti.com ataconverter.ti.com sp.ti.com ww.ti.com/clocks iterface.ti.com ogic.ti.com ower.ti.com icrocontroller.ti.com ww.ti-rfid.com ww.ti.com/lprf

#### Applications Audio Automotive Broadband Digital Control Medical Military Optical Networking Security Telephony Video & Imaging

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/security www.ti.com/video www.ti.com/video

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated

Wireless