**ISPGDX** PCB 24



# *ispGDX* **®** *Family*

**In-System Programmable Generic Digital Crosspoint**

- **• IN-SYSTEM PROGRAMMABLE GENERIC DIGITAL CROSSPOINT FAMILY**
	- **— Advanced Architecture Addresses Programmable PCB Interconnect, Bus Interface Integration and Jumper/Switch Replacement**
	- **Three Device Options: 80 to 160 Programmable I/O Pins**
	- **"Any Input to Any Output" Routing**
	- **Fixed HIGH or LOW Output Option for Jumper/DIP Switch Emulation**
	- **Space-Saving TQFP, PQFP and BGA Packaging**
	- **Dedicated IEEE 1149.1-Compliant Boundary Scan Test**
	- **PCI Compliant Output Drive**
- **• HIGH PERFORMANCE E2CMOS® TECHNOLOGY**
- **5V Power Supply**
- **5.0ns Input-to-Output/5.0ns Clock-to-Output Delay**
- **Low-Power: 40mA Quiescent Icc**
- **Balanced 24mA Output Buffers with Programmable Slew Rate Control**
- **Schmitt Trigger Inputs for Noise Immunity**
- **Electrically Erasable and Reprogrammable**
- **Non-Volatile E2 CMOS Technology — 100% Tested**
- **• ispGDX OFFERS THE FOLLOWING ADVANTAGES**
	- **In-System Programmable**
	- **Lattice ISP or JTAG Programming Interface**
	- **Only 5V Power Supply Required**
	- **Change Interconnects in Seconds**
	- **Reprogram Soldered Devices**
- **• FLEXIBLE ARCHITECTURE**
	- **Combinatorial/Latched/Registered Inputs or Outputs**
	- **Individual I/O Tri-state Control with Polarity Control**
- **Dedicated Clock Input Pins (two or four) or Programmable Clocks from I/O Pins (from 20 up to 40)**
- **Up to 4:1 Dynamic Path Selection**
- **Programmable Output Pull-up Resistors**
- **Outputs Tri-state During Power-up ("Live Insertion" Friendly)**

#### **Features Functional Block Diagram**



#### **Description**

The ispGDX architecture provides a family of fast, flexible programmable devices to address a variety of systemlevel digital signal routing and interface requirements including:

- Multi-Port Multiprocessor Interfaces
- Wide Data and Address Bus Multiplexing (e.g. 4:1 High-Speed Bus MUX)
- Programmable Control Signal Routing (e.g. Interrupts, DMAREQs, etc)
- Board-Level PCB Signal Routing for Prototyping or Programmable Bus Interfaces

The ispGDX Family consists of three members with 80, 120 and 160 Programmable I/Os. These devices are available in packages ranging from the 100-pin TQFP to the 208-pin PQFP. The devices feature fast operation, with input-to-output signal delays (Tpd) of 5ns and clockto-output delays of 5ns.

The architecture of the devices consists of a series of programmable I/O cells interconnected by a Global Rout-

Copyright © 2002 Lattice Semiconductor Corporation. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein ect to change without notice

[LATTICE SEMIC](http://pdf.dzsc.com/)ONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. **November 2003** Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com



#### **Description (Continued)**

ing Pool (GRP). All I/O pin inputs enter the GRP directly or are registered or latched so they can be routed to the required I/O outputs. I/O pin inputs are defined as four sets (A,B,C,D) which have access to the four MUX inputs found in each I/O cell. Each output has individual, programmable I/O tri-state control (OE), output latch clock (CLK) and two multiplexer control (MUX0 and MUX1) inputs. Polarity for these signals is programmable for each I/O cell. The MUX0 and MUX1 inputs control a fast 4:1 MUX, allowing dynamic selection of up to four signal sources for a given output. OE, CLK and MUX0 and MUX1 inputs can be driven directly from selected sets of I/O pins. Optional dedicated clock input pins give minimum clock-to-output delays.

Through in-system programming, connections between I/O pins and architectural features (latched or registered inputs or outputs, output enable control, etc.) can be defined. In keeping with its data path application focus, the ispGDX devices contain no programmable logic arrays. All input pins include Schmitt trigger buffers for noise immunity. These connections are programmed into the device using non-volatile  $E<sup>2</sup>CMOS$  technology. Non-volatile technology means the device configuration is saved even when the power is removed from the device.

In addition, there are no pin-to-pin routing constraints for 1:1 or 1:n signal routing. That is, any I/O pin configured as an input can drive one or more I/O pins configured as outputs.

The device pins also have the ability to set outputs to fixed HIGH or LOW logic levels (Jumper or DIP Switch mode). Device outputs are specified for 24mA sink and source current and can be tied together in parallel for greater drive. Programmable output slew rate can be defined independently for each I/O pin to reduce overall ground bounce and switching noise.

All I/O pins are equipped with IEEE1149.1-compliant Boundary Scan Test circuitry for enhanced testability. In addition, in-system programming is supported through the Test Access Port via a special set of private commands or through Lattice's industry-standard ISP protocol. The BSCAN/ispEN pin is used to make this selection.

The ispGDX I/Os are designed to withstand "live insertion" system environments. The I/O buffers are disabled during power-up and power-down cycles. When designing for "live insertion," absolute maximum rating conditions for the Vcc and I/O pins must still be met. For additional information, an application note about using Lattice devices in hot swap environments can be downloaded from the Lattice web site at www.latticesemi.com.



#### **Table 1. ispGDX Family Members**

\* The CLK, OE, MUX0 and MUX1 terminals on each I/O cell can each access 25% of the I/Os. \*\* MUXed with Y1.



#### **Architecture**

The ispGDX architecture is different from traditional PLD architectures, in keeping with its unique application focus. The block diagram is shown below. The programmable interconnect consists of a single Global Routing Pool (GRP). Unlike ispLSI® devices, there are no programmable logic arrays on the device. Control signals for OEs, Clocks and MUX Controls must come from designated sets of I/O pins. The polarity of these signals can be independently programmed in each I/O cell.

Each I/O cell drives a unique pin. The OE control for each I/O pin is independent and may be driven via the GRP by one of the designated I/O pins (I/O-OE set). The I/O-OE set consists of 25% of the total I/O pins. Boundary Scan test is supported by dedicated registers at each I/O pin. The in-system programming process uses either a Boundary Scan based or Lattice ISP protocol. The programming protocol is selected by the BSCAN/ispEN pin as described later.

The various I/O pin sets are also shown in the block diagram below. The A, B, C, and D I/O pins are grouped together with one group per side.

#### **I/O Architecture**

Each I/O cell contains a 4:1 dynamic MUX controlled by two select lines called MUX0 and MUX1 as shown in

Figure 1. The four data inputs to the MUX (called MUXA, MUXB, MUXC and MUXD) come from I/O signals found in the GRP. Each MUX data input can access one quarter of the total I/Os. For example, in a 160 I/O ispGDX, each data input can connect to one of 40 I/O pins. MUX0 and MUX1 can be driven by designated I/O pins called MUXsel1 and MUXsel2. Each MUXsel input covers 25% of the total I/O pins (e.g. 40 out of 160). MUX0 and MUX1 can be driven from either MUXsel1 or MUXsel2. The I/O cell also includes a programmable flow-through latch or register that can be placed in the input or output path and bypassed for combinatorial outputs. As shown in Figure 1, when both register/latch control MUXes select the "A" path, the register/latch gets its inputs from the 4:1 MUX and drives the I/O output. When selecting the "B" path, the register/latch is directly driven by the I/O input while its output feeds the GRP. The programmable polarity Clock to the latch or register can be connected to any I/O in the I/O-Clock set (one-quarter of total I/Os) or to one of the dedicated clock input pins  $(Y_x)$ . Use of the dedicated clock inputs gives minimum clock-to-output delays and minimizes delay variation with fanout. Combinatorial output mode may be implemented by a dedicated architecture bit and bypass MUX. I/O cell output polarity can be programmed as active high or active low.

#### **Figure 1. ispGDX I/O Cell and GRP Detail (160 I/O Device)**



#### **I/O MUX Operation**





#### **Applications**

The ispGDX family architecture has been developed to deliver an in-system programmable signal routing solution with high speed and high flexibility. The devices are targeted for three similar but distinct classes of endsystem applications:

#### **Programmable, Random Signal Interconnect (PRSI)**

This class includes PCB-level programmable signal routing and may be used to provide arbitrary signal swapping between chips. It opens up the possibilities of programmable system hardware. It is characterized by the need to provide a large number of 1:1 pin connections which are statically configured, i.e., the pin-to-pin paths do not need to change dynamically in response to control inputs.

#### **Programmable Data Path (PDP)**

This application area includes system data path transceiver, MUX and latch functions. With today's 32- and 64-bit microprocessor buses, but standard data path glue components still relegated primarily to eight bits, PCBs are frequently crammed with a dozen or more data path glue chips that use valuable real estate. Many of these applications consist of "on-board" bus and memory interfaces that do not require the very high drive of standard glue functions but can benefit from higher integration. Therefore, there is a need for a flexible means to integrate these on-board data path functions in an analogous way to programmable logic's solution to control logic integration. Lattice's ispLSI High-Density PLDs make an ideal control logic complement to the ispGDX in-system programmable data path devices as shown below.

#### **Figure 2. ispGDX Complements Lattice ispLSI**



#### **Programmable Switch Replacement (PSR)**

Includes solid-state replacement and integration of mechanical DIP Switch and jumper functions. Through in-system programming, pins of the ispGDX devices can be driven to HIGH or LOW logic levels to emulate the traditional device outputs. PSR functions do not require any input pin connections.

These applications actually require somewhat different silicon features. PRSI functions require that the device support arbitrary signal routing on-chip between any two pins with no routing restrictions. The routing connections are static (determined at programming time) and each input-to-output path operates independently. As a result, there is little need for dynamic signal controls (OE, clocks, etc.). Because the ispGDX device will interface with control logic outputs from other components (such as ispLSI) on the board (which frequently change late in the design process as control logic is finalized), there must be no restrictions on pin-to-pin signal routing for this type of application.

PDP functions, on the other hand, require the ability to dynamically switch signal routing (MUXing) as well as latch and tri-state output signals. As a result, the programmable interconnect is used to define *possible* signal routes that are then selected dynamically by control signals from an external MPU or control logic. These functions are usually formulated early in the conceptual design of a product. The data path requirements are driven by the microprocessor, bus and memory architecture defined for the system. This part of the design is the earliest portion of the system design frozen, and will not usually change late in the design because the result would be total system and PCB redesign. As a result, the ability to accommodate arbitrary any pin-to-any pin rerouting is not a strong requirement as long as the designer has the ability to define his functions with a reasonable degree of freedom initially.

As a result, the ispGDX architecture has been defined to support PSR and PRSI applications (including bidirectional paths) with no restrictions, while PDP applications (using dynamic MUXing) are supported with a minimal number of restrictions as described below. In this way, speed and cost can be optimized and the devices can still support the system designer's needs.

The following diagrams illustrate several ispGDX applications.



#### **Applications (Cont.)**

#### **Figure 3. Address Demultiplex/Data Buffering**



**Figure 4. Data Bus Byte Swapper**



**Figure 5. Four-Port Memory Interface**



Note: All OE and SEL lines driven by external arbiter logic (not shown).

#### **Designing with the ispGDX**

As mentioned earlier, this architecture satisfies the PRSI class of applications without restrictions: any I/O pin as a single input or bidirectional can drive any other I/O pin as output.

For the case of PDP applications, the designer does have to take into consideration the limitations on pins that can be used as control (MUX0, MUX1, OE, CLK) or data (MUXA-D) inputs. The restrictions on control inputs are not likely to cause any major design issues because the input possibilities span 25% of the total pins.

The MUXA-D input partitioning requires that designers consciously assign pinouts so that MUX inputs are in the appropriate, disjoint groups. For example, since the MUXA group includes I/O0-19 (80 I/O device), it is not possible to use I/O0 and I/O9 in the same MUX function. As previously discussed, data path functions will be assigned early in the design process and these restrictions are reasonable in order to optimize speed and cost.

#### **User Electronic Signature**

The ispGDX Family includes dedicated User Electronic Signature (UES)  $E^2$ CMOS storage to allow users to code design-specific information into the devices to identify particular manufacturing dates, code revisions, or the like. The UES information is accessible through the boundary scan or Lattice ISP programming port via a specific command. This information can be read even when the security cell is programmed.

#### **Security Bit**

The ispGDX Family includes a security bit feature that prevents reading the device program once set. Even when set, it does not inhibit reading the UES or device ID code. It can be erased only via a device bulk erase.



#### **Absolute Maximum Ratings 1**



1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

#### **DC Recommended Operating Conditions**



1. Typical 100mV of input hysteresis.

#### Capacitance (T<sub>A</sub>=25°C, f=1.0 MHz)



Table 2 - 0006

#### **Erase/Reprogram Specifications**





#### **Switching Test Conditions**



3-state levels are measured 0.5V from steady-state active level.

#### **Output Load Conditions**



#### **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**



1. One output at a time for a maximum duration of one second.  $V_{\text{OUT}} = 0.5V$  was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2. Typical values are at  $V_{\text{CC}} = 5V$  and  $T_A = 25^{\circ}\text{C}$ .

3.  $I_{\text{CC}}$  / MHz = (0.0114 x I/O cell fanout) + 0.06

e.g. An input driving four I/O cells at 40 MHz results in a dynamic I $_{\rm CC}$  of approximately ((0.0114 x 4) + 0.06) x 40 = 4.2 mA.



\*CL includes Test Fixture and Probe Capacitance.



#### **External Timing Parameters**

#### **Over Recommended Operating Conditions**



1. All timings measured with one output switching, fast output slew rate setting, except tsl.

ispGDX timings are specified with a GRP load (fanout) of **Maximum** ∆ **GRP Delay vs. I/O Cell Fanout** four I/O cells. The figure at right shows the Maximum ∆ GRP Delay with increased GRP loads. These deltas apply to any signal path traversing the GRP (MUXA-D, OE, CLK, MUXsel0-1). Global Clock signals, which do not use the GRP, have no fanout delay adder.





#### **Internal Timing Parameters1**



1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to the Timing Model in this data sheet for further details.



#### **Switching Waveforms**



#### **ispGDX Timing Model**





#### **ispLEVER Development System**

The ispLEVER Development System supports ispGDX design using a VHDL or Verilog language syntax. From creation to in-system programming, the ispLEVER system is an easy-to-use, self-contained design tool.

#### **Features**

- VHDL and Verilog Synthesis Support Available
- ispGDX Design Compiler
	- Design Rule Checker
		- I/O Connectivity Checker
		- Automatic Compiler Function
- Industry Standard JEDEC File for Programming
- Min/Max Timing Report
- Interfaces To Popular Timing Simulators
- User Electronic Signature (UES) Support
- Detailed Log and Report Files For Easy Design Debug
- On-line Help
- Windows® XP, Windows 2000, Windows 98 and Windows NT® Compatible
- Solaris<sup>®</sup> and HP-UX Versions Available

#### **In-System Programmability**

All necessary programming of the ispGDXV/VA is done via four TTL level logic interface signals. These four signals are fed into the on-chip programming circuitry where a state machine controls the programming.

On-chip programming can be accomplished using an IEEE 1149.1 boundary scan protocol. The IEEE 1149.1 compliant interface signals are Test Data In (TDI), Test Data Out (TDO), Test Clock (TCK) and Test Mode Select (TMS) control. The EPEN pin is also used to enable or disable the JTAG port.

The embedded controller port enable pin (EPEN) is used to enable the JTAG tap controller and in that regard has similar functionality to a TRST pin. When the pin is driven high, the JTAG TAP controller is enabled. This is also true when the pin is left unconnected, in which case the pin is pulled high by the permanent internal pullup. This allows ISP programming and BSCAN testing to take place as specified by the Instruction Table.

When the pin is driven low, the JTAG TAP controller is driven to a reset state asynchronously. It stays there

while the pin is held low. After pulling the pin high the JTAG controller becomes active. The intent of this feature is to allow the JTAG interface to be directly controlled by the data bus of an embedded controller (hence the name Embedded Port Enable). The EPEN signal is used as a "device select" to prevent spurious programming and/or testing from occurring due to random bit patterns on the data bus. Figure 9 illustrates the block diagram for the ispJTAG™ interface.











#### **Table 3. I/O Shift Register Order**



I/O Shift Reg Order/ispGDX

#### **Table 4. ispGDX Device ID Codes**



GDX ID Codes

#### **Boundary Scan**

The ispGDXV/VA devices provide IEEE1149.1a test capability and ISP programming through a standard Boundary Scan Test Access Port (TAP) interface.

The boundary scan circuitry on the ispGDXV/VA Family operates independently of the programmed pattern. This allows customers using boundary scan test to have full test capability with only a single BSDL file.

The ispGDXV/VA devices are identified by the 32-bit JTAG IDCODE register. The device ID assignments are listed in Table 4.

The ispJTAG programming is accomplished by executing Lattice private instructions under the Boundary Scan State Machine.

Contact Lattice Technical Support to obtain more detailed programming information.



#### **Figure 7. Boundary Scan I/O Register Cell**



#### **Figure 8. Boundary Scan State Machine**





#### **Signal Descriptions**



1. NC pins are not to be connected to any active signals, VCC or GND.

#### **Signal Locations: ispGDX160A**



1. NC pins are not to be connected to any active signals, VCC or GND.



### **I/O Locations: ispGDX160A**





### **Signal Configuration: ispGDX160A**

#### **ispGDX160A 272-Ball BGA Signal Diagram**



1. NCs are not to be connected to any active signals, Vcc or GND.

Note: Ball A1 indicator dot on top side of package.



#### **Pin Configuration: ispGDX160A**

#### **ispGDX160A 208-Pin PQFP (with Heat Spreader) Pinout Diagram**



1. No Connect Pins (NC) are not to be connected to any active signal, Vcc or GND.

![](_page_17_Picture_0.jpeg)

### **Signal Locations: ispGDX120A**

![](_page_17_Picture_465.jpeg)

1. NC pins are not to be connected to any active signals, VCC or GND.

### **I/O Locations: ispGDX120A**

![](_page_17_Picture_466.jpeg)

![](_page_18_Picture_0.jpeg)

#### **Pin Configuration: ispGDX120A**

#### **ispGDX120A 176-Pin TQFP Pinout Diagram**

![](_page_18_Figure_4.jpeg)

1. NC pins are not to be connected to any active signals, VCC or GND.

![](_page_19_Picture_0.jpeg)

#### **Pin Configuration: ispGDX120A**

#### **ispGDX120A 160-Pin PQFP Pinout Diagram**

![](_page_19_Figure_4.jpeg)

1. NC pins are not to be connected to any active signals, VCC or GND.

![](_page_20_Picture_0.jpeg)

### **Signal Locations: ispGDX80A**

![](_page_20_Picture_305.jpeg)

#### **I/O Locations: ispGDX80A**

![](_page_20_Picture_306.jpeg)

![](_page_21_Picture_0.jpeg)

#### **Pin Configuration: ispGDX80A**

#### **ispGDX80A 100-Pin TQFP Pinout Diagram**

![](_page_21_Figure_4.jpeg)

1. Pins have dual function capability.

![](_page_22_Picture_0.jpeg)

#### **Part Number Description**

![](_page_22_Figure_3.jpeg)

#### **Ordering Information**

![](_page_22_Picture_192.jpeg)

Table 2-0041/ispGDX