

IS61C256AL

32K x 8 HIGH-SPEED CMOS STATIC RAM

OCTOBER 2006

FEATURES

- High-speed access time: 10, 12 ns
- CMOS Low Power Operation
 - 1 mW (typical) CMOS standby
 - 125 mW (typical) operating
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V power supply
- Lead-free available

DESCRIPTION


The **ISSI IS61C256AL** is a very high-speed, low power, 32,768 word by 8-bit static RAMs. It is fabricated using **ISSI's** high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns maximum.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (\overline{CE}) input and an active LOW Output Enable (\overline{OE}) input. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.


The IS61C256AL is pin compatible with other 32Kx8 SRAMs and are available in 28-pin SOJ and TSOP (Type I) packages.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION

28-Pin SOJ

**PIN CONFIGURATION**

28-Pin TSOP

**PIN DESCRIPTIONS**

A0-A14	Address Inputs
CE	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Bidirectional Ports
VDD	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE	OE	I/O Operation	VDD Current
Not Selected (Power-down)	X	H	X	High-Z	Isb1, Isb2
Output Disabled	H	L	H	High-Z	Icc
Read	H	L	L	Dout	Icc
Write	L	L	X	Din	Icc

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TSTG	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	1.5	W
IOUT	DC Output Current (LOW)	20	mA

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Speed(ns)	V _{DD} (V)
Commercial	0°C to +70°C	-10	5V ± 5%
Commercial	0°C to +70°C	-12	5V ± 10%
Industrial	-40°C to +85°C	-12	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{DD} = Min., I _{OH} = -4.0 mA	2.4	—	V
V _{OL}	Output LOW Voltage	V _{DD} = Min., I _{OL} = 8.0 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{DD} + 0.5	V
V _{IL}	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{DD}	Com. Ind.	-1 2	μA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{DD} , Outputs Disabled	Com. Ind.	-1 2	μA

Note: 1. V_{IL} = -3.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	-10		-12		Unit
			Min.	Max.	Min.	Max.	
I _{CC1}	V _{DD} Operating Supply Current	V _{DD} =Max., $\overline{CE}=V_{IL}$ I _{OUT} =0mA, f=0	Com. Ind.	— —	20 —	— —	mA
I _{CC2}	V _{DD} Dynamic Operating Supply Current	V _{DD} =Max., $\overline{CE}=V_{IL}$ I _{OUT} =0mA, f=f _{MAX}	Com. Ind. typ. ⁽²⁾	— — —	45 — 25	— — 35	mA
I _{S81}	TTL Standby Current (TTL Inputs)	V _{DD} =Max., V _{IN} =V _{IH} or V _{IL} $\overline{CE} \geq V_{IH}$, f=0	Com. Ind.	— —	1 —	— —	mA
I _{S82}	CMOS Standby Current(CMOS Inputs)	V _{DD} =Max., $\overline{CE} \geq V_{DD}-0.2V$, V _{IN} ≥V _{DD} -0.2V, or V _{IN} ≤0.2V, f=0	Com. Ind. typ. ⁽²⁾	— — —	350 — 200	— — 450	μA

Note:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- Typical values are measured at V_{DD} = 5V, T_A = 25°C and not 100% tested.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	pF

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 5.0V.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-10 ns		-12 ns		Unit
		Min.	Max	Min.	Max.	
t_{RC}	Read Cycle Time	10	—	12	—	ns
t_{AA}	Address Access Time	—	10	—	12	ns
t_{OHA}	Output Hold Time	2	—	2	—	ns
t_{ACS}	\overline{CE} Access Time	—	10	—	12	ns
t_{DOE}	\overline{OE} Access Time	—	6	—	6	ns
$t_{LZOE}^{(2)}$	\overline{OE} to Low-Z Output	0	—	0	—	ns
$t_{HZOE}^{(2)}$	\overline{OE} to High-Z Output	—	5	—	6	ns
$t_{LZCS}^{(2)}$	\overline{CE} to Low-Z Output	2	—	3	—	ns
$t_{HZCS}^{(2)}$	\overline{CE} to High-Z Output	—	5	—	7	ns
$t_{PU}^{(3)}$	\overline{CE} to Power-Up	0	—	0	—	ns
$t_{PD}^{(3)}$	\overline{CE} to Power-Down	—	10	—	12	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
- Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1






Figure 2

AC WAVEFORMS

READ CYCLE NO. 1^(1,2)READ CYCLE NO. 2^(1,3)**Notes:**

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)



Symbol	Parameter	-10 ns		-12 ns		Unit
		Min.	Max	Min.	Max.	
t _{WC}	Write Cycle Time	10	—	12	—	ns
t _{SCS}	$\overline{\text{CE}}$ to Write End	9	—	10	—	ns
t _{AW}	Address Setup Time to Write End	9	—	10	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	ns
t _{PWE1}	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ LOW)	9	—	9	—	ns
t _{PWE2}	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ HIGH)	8	—	8	—	ns
t _{SD}	Data Setup to Write End	7	—	7	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	ns
t _{HZWE} ⁽²⁾	$\overline{\text{WE}}$ LOW to High-Z Output	—	6	—	6	ns
t _{LZWE} ⁽²⁾	$\overline{\text{WE}}$ HIGH to Low-Z Output	0	—	0	—	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS

WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ Controlled)^(1,2)

WRITE CYCLE NO. 2 (\overline{OE} is HIGH During Write Cycle) ^(1,2)WRITE CYCLE NO. 3 (\overline{OE} is LOW During Write Cycle) ⁽¹⁾**Notes:**


1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if $\overline{OE} \geq V_{IH}$.

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
V _{D_R}	V _{DD} for Data Retention	See Data Retention Waveform		2.0	5.5	5.5	V
I _{DR}	Data Retention Current	V _{DD} = 2.0V, $\overline{CE} \geq V_{DD} - 0.2V$ V _{IN} $\geq V_{DD} - 0.2V$, or V _{IN} $\leq V_{SS} + 0.2V$	Com. Ind.	— —	50 100	90 100	μA
t _{SDR}	Data Retention Setup Time	See Data Retention Waveform		0	—	—	ns
t _{RDR}	Recovery Time	See Data Retention Waveform		t _{RC}	—	—	ns

Note:

1. Typical Values are measured at V_{DD} = 5V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (\overline{CE} Controlled)

ORDERING INFORMATION: IS61C256AL**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part Number	Package
10	IS61C256AL-10J	300-mil Plastic SOJ
	IS61C256AL-10JL	300-mil Plastic SOJ, Lead-free
	IS61C256AL-10T	TSOP (Type 1)
	IS61C256AL-10TL	TSOP (Type 1), Lead-free
12	IS61C256AL-12J	300-mil Plastic SOJ
	IS61C256AL-12JL	300-mil Plastic SOJ, Lead-free
	IS61C256AL-12T	TSOP (Type 1)
	IS61C256AL-12TL	TSOP (Type 1), Lead-free


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
12	IS61C256AL-12JI	300-mil Plastic SOJ
	IS61C256AL-12JLI	300-mil Plastic SOJ, Lead-free
	IS61C256AL-12TI	TSOP (Type 1)
	IS61C256AL-12TLI	TSOP (Type 1), Lead-free

PACKAGING INFORMATION

300-mil Plastic SOJ

Package Code: J



	MILLIMETERS			INCHES		
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.
N0.						
Leads	24/26					
A	—	—	3.56	—	—	0.140
A1	0.64	—	—	0.025	—	—
A2	2.41	—	2.67	0.095	—	0.105
b	0.41	—	0.51	0.016	—	0.020
B	0.66	—	0.81	0.026	—	0.032
C	0.20	—	0.25	0.008	—	0.010
D	17.02	—	17.27	0.670	—	0.680
E	8.26	—	8.76	0.325	—	0.345
E1	7.49	—	7.75	0.295	—	0.305
E2	6.27	—	7.29	0.247	—	0.287
e	1.27 BSC			0.050 BSC		

Notes:

1. Controlling dimension: inches, unless otherwise specified.
2. BSC = Basic lead spacing between centers.
3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

PACKAGING INFORMATION

ISSI[®]

300-mil Plastic SOJ
Package Code: J

MILLIMETERS				INCHES			
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.	
N0. Leads 28							
A	—	—	3.56	—	—	0.140	
A1	0.64	—	—	0.025	—	—	
A2	2.41	—	2.67	0.095	—	0.105	
b	0.41	—	0.51	0.016	—	0.020	
B	0.66	—	0.81	0.026	—	0.032	
C	0.20	—	0.25	0.008	—	0.010	
D	18.29	—	18.54	0.720	—	0.730	
E	8.26	—	8.76	0.325	—	0.345	
E1	7.49	—	7.75	0.295	—	0.305	
E2	6.27	—	7.29	0.247	—	0.287	
e	1.27 BSC			0.050 BSC			


MILLIMETERS				INCHES			
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.	
N0. Leads 32							
A	—	—	3.56	—	—	0.140	
A1	0.64	—	—	0.025	—	—	
A2	2.41	—	2.67	0.095	—	0.105	
b	0.41	—	0.51	0.016	—	0.020	
B	0.66	—	0.81	0.026	—	0.032	
C	0.20	—	0.25	0.008	—	0.010	
D	20.83	—	21.08	0.820	—	0.830	
E	8.26	—	8.76	0.325	—	0.345	
E1	7.49	—	7.75	0.295	—	0.305	
E2	6.27	—	7.29	0.247	—	0.287	
e	1.27 BSC			0.050 BSC			

PACKAGING INFORMATION

ISSI®

Plastic TSOP - 28-pins

Package Code: T (Type I)



Symbol	Millimeters		Inches	
	Min	Max	Min	Max
Ref. Std.				
No. Leads	28			
A	1.00	1.20	0.037	0.047
A1	0.05	0.20	0.002	0.008
B	0.16	0.27	0.006	0.011
C	0.10	0.20	0.004	0.008
D	7.90	8.10	0.308	0.316
E	11.70	11.90	0.456	0.465
H	13.20	13.60	0.515	0.531
e	0.55 BSC		0.022 BSC	
L	0.30	0.70	0.011	0.027
α	0°	5°	0°	5°

Notes:

1. Controlling dimension: millimeters, unless otherwise specified.
2. BSC = Basic lead spacing between centers.
3. Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package.
4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.