



# IS62C1024

## 128K x 8 HIGH-SPEED CMOS STATIC RAM

### FEATURES

- High-speed access time: 35, 45, 55, 70 ns
- Low active power: 450 mW (typical)
- Low standby power: 500  $\mu$ W (typical) CMOS standby
- Output Enable ( $\overline{OE}$ ) and two Chip Enable ( $\overline{CE1}$  and  $\overline{CE2}$ ) inputs for ease in applications
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V ( $\pm 10\%$ ) power supply

### DESCRIPTION


The *ICSI* IS62C1024 is a low power, 131,072-word by 8-bit CMOS static RAM. It is fabricated using *ICSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{CE1}$  is HIGH or  $\overline{CE2}$  is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs,  $\overline{CE1}$  and  $\overline{CE2}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.



The IS62C1024 is available in 32-pin 600mil DIP, 450mil SOP and 8\*20mm TSOP-1 packages.

### FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**  
32-Pin SOP and DIP

**PIN CONFIGURATION**  
32-Pin 8x20mm TSOP-1



**PIN DESCRIPTIONS**

A0-A16	Address Inputs
$\overline{CE1}$	Chip Enable 1 Input
CE2	Chip Enable 2 Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

**OPERATING RANGE**

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

**TRUTH TABLE**

Mode	$\overline{WE}$	$\overline{CE1}$	CE2	$\overline{OE}$	I/O Operation	Vcc Current
Not Selected	X	H	X	X	High-Z	Isb1, Isb2
(Power-down)	X	X	L	X	High-Z	Isb1, Isb2
Output Disabled	H	L	H	H	High-Z	Icc
Read	H	L	H	L	DOUT	Icc
Write	L	L	H	X	DIN	Icc



## IS62C1024

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +85	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.5	W
I <sub>OUT</sub>	DC Output Current (LOW)	20	mA

#### Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

#### Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 5.0V.

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA	2.4	—	V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1 mA	—	0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V	
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	Com. Ind.	-5 10	5 10	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	Com. Ind.	-5 -10	5 10	μA

#### Notes:

1. V<sub>IL</sub> = -3.0V for pulse width less than 10 ns.

### POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions	-35 ns		-45 ns		-55 ns		-70 ns		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
I <sub>CC</sub>	V <sub>CC</sub> Dynamic Operating Supply Current	V <sub>CC</sub> = Max., $\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	—	150	—	135	—	120	—	90	mA
			Ind.	—	160	—	145	—	130	—	100	
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , $\overline{CE1} \geq V_{IH}$ , or CE2 ≤ V <sub>IL</sub> , f = 0	Com.	—	40	—	40	—	40	—	40	mA
			Ind.	—	60	—	60	—	60	—	60	
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>CC</sub> = Max., $\overline{CE1} \geq V_{CC} - 0.2V$ , CE2 ≤ 0.2V, V <sub>IN</sub> > V <sub>CC</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0	Com.	—	30	—	30	—	30	—	30	mA
			Ind.	—	40	—	40	—	40	—	40	

#### Notes:

1. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)



Symbol	Parameter	-35		-45		-55		-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	35	—	45	—	55	—	70	—	ns
$t_{AA}$	Address Access Time	—	35	—	45	—	55	—	70	ns
$t_{OHA}$	Output Hold Time	3	—	3	—	3	—	3	—	ns
$t_{ACE1}$	$\overline{CE1}$ Access Time	—	35	—	45	—	55	—	70	ns
$t_{ACE2}$	CE2 Access Time	—	35	—	45	—	55	—	70	ns
$t_{DOE}$	$\overline{OE}$ Access Time	—	10	—	20	—	25	—	35	ns
$t_{LZOE}^{(2)}$	$\overline{OE}$ to Low-Z Output	0	—	0	—	0	—	0	—	ns
$t_{HZOE}^{(2)}$	$\overline{OE}$ to High-Z Output	0	10	0	15	0	20	0	25	ns
$t_{LZCE1}^{(2)}$	$\overline{CE1}$ to Low-Z Output	3	—	5	—	7	—	10	—	ns
$t_{LZCE2}^{(2)}$	CE2 to Low-Z Output	3	—	5	—	7	—	10	—	ns
$t_{HZCE}^{(2)}$	$\overline{CE1}$ or CE2 to High-Z Output	0	10	0	15	0	20	0	25	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.


**AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1a and 1b


**AC TEST LOADS**

**Figure 1a.**

**Figure 1b.**

AC WAVEFORMS

READ CYCLE NO. 1<sup>(1,2)</sup>



READ CYCLE NO. 2<sup>(1,3)</sup>



Notes:


1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE1} = V_{IL}$ ,  $CE2 = V_{IH}$ .
3. Address is valid prior to or coincident with  $\overline{CE1}$  LOW and  $CE2$  HIGH transitions.


**WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup>** (Over Operating Range, Standard and Low Power)

Symbol	Parameter	-35		-45		-55		-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{WC}$	Write Cycle Time	35	—	45	—	55	—	70	—	ns
$t_{SCE1}$	$\overline{CE1}$ to Write End	25	—	35	—	50	—	60	—	ns
$t_{SCE2}$	CE2 to Write End	25	—	35	—	50	—	60	—	ns
$t_{AW}$	Address Setup Time to Write End	25	—	35	—	45	—	60	—	ns
$t_{HA}$	Address Hold from Write End	0	—	0	—	0	—	0	—	ns
$t_{SA}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{PWE}^{(4)}$	$\overline{WE}$ Pulse Width	25	—	35	—	40	—	50	—	ns
$t_{SD}$	Data Setup to Write End	20	—	25	—	25	—	30	—	ns
$t_{HD}$	Data Hold from Write End	0	—	0	—	0	—	0	—	ns
$t_{HZWE}^{(2)}$	$\overline{WE}$ LOW to High-Z Output	—	10	—	15	—	20	—	25	ns
$t_{LZWE}^{(2)}$	$\overline{WE}$ HIGH to Low-Z Output	3	—	5	—	5	—	5	—	ns

**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- Tested with the load in Figure 1b. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
- The internal write time is defined by the overlap of  $\overline{CE1}$  LOW, CE2 HIGH and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- Tested with  $\overline{OE}$  HIGH.

**AC WAVEFORMS**
**WRITE CYCLE NO. 1 ( $\overline{WE}$  Controlled)<sup>(1,2)</sup>**


**WRITE CYCLE NO. 2 ( $\overline{CE1}$ , CE2 Controlled)<sup>(1,2)</sup>**

**Notes:**

1. The internal write time is defined by the overlap of  $\overline{CE1}$  LOW, CE2 HIGH and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if  $\overline{OE} = V_{IH}$ .



**ORDERING INFORMATION**  
**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
35	IS62C1024-35W	600mil DIP
35	IS62C1024-35Q	450mil SOP
35	IS62C1024-35T	8*20mm TSOP-1
45	IS62C1024-45W	600mil DIP
45	IS62C1024-45Q	450mil SOP
45	IS62C1024-45T	8*20mm TSOP-1
55	IS62C1024-55W	600mil DIP
55	IS62C1024-55Q	450mil SOP
55	IS62C1024-55T	8*20mm TSOP-1
70	IS62C1024-70W	6600mil DIP
70	IS62C1024-70Q	450mil SOP
70	IS62C1024-70T	8*20mm TSOP-1

**ORDERING INFORMATION**  
**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
35	IS62C1024-35WI	600mil DIP
35	IS62C1024-35QI	450mil SOP
35	IS62C1024-35TI	8*20mm TSOP-1
45	IS62C1024-45WI	600mil DIP
45	IS62C1024-45QI	450mil SOP
45	IS62C1024-45TI	8*20mm TSOP-1
55	IS62C1024-55WI	600mil DIP
55	IS62C1024-55QI	450mil SOP
55	IS62C1024-55TI	8*20mm TSOP-1
70	IS62C1024-70WI	600mil DIP
70	IS62C1024-70QI	450mil SOP
70	IS62C1024-70TI	8*20mm TSOP-1



***Integrated Circuit Solution Inc.***

HEADQUARTER:  
 NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,  
 HSIN-CHU, TAIWAN, R.O.C.  
 TEL: 886-3-5780333  
 Fax: 886-3-5783000

BRANCH OFFICE:  
 7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD,  
 HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.  
 TEL: 886-2-26962140  
 FAX: 886-2-26962252  
<http://www.icsi.com.tw>