


TC9142P

QUARTZ PLL MOTOR CONTROL

The TC9142P is a C²-MOS LSI developed for controlling the motor of a quartz-lock D.D. record player. Since an 8-bit D/A converter system has been employed for each of the speed control system (AFC) and the phase control system (APC), a wide reduction of external parts can be made in comparison with conventional capacitor-type S/H systems, thus having realized adjustment free operation.


- Has built-in AFC and APC, for each of which 8-bit D/A converter system has been employed.
- Speed-changeover positions are available at 33 1/3 and 45-rpm.
- Crystal can be used up to 12 MHz, and crystal reference dividing frequency is selectable from three positions of 1/4, 1/32 and 1/128 to increase the degree of freedom in the number of FG pulses of motor or crystal frequency, which allows a wide range of design to be made.
- External oscillator makes possible fine adjustment of speed.
- Provided with strobe reference output and reverse signal output.



MAXIMUM RATINGS (Ta=25°C)


CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	-0.3 ~ 10.0	V
Input Voltage	V _{IN}	-0.3 ~ V _{DD} + 0.3	V
Power Dissipation	P _D	300	mW
Operating Temperature	T _{opr}	-30 ~ 75	°C
Storage Temperature	T _{stg}	-55 ~ 125	°C

PIN CONNECTIONS



TC9142P

BLOCK DIAGRAM



TC9142P

ELECTRICAL CHARACTERISTICS (Unless otherwise specified VDD=7.5V, Ta=25°C)

CHARACTERISTIC		SYMBOL	TEST CIRCUIT	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Supply Voltage		VDD(1)		X'tal=6MHz, CPIN=1.5MHz, *	5.0	~	9.5	V
		VDD(2)		X'tal=12MHz, CPIN=3.0MHz, *	7.5	~	9.5	V
Operating Supply Current		IDD	1	X'tal=12MHz, CPIN=3.0MHz, *	-	5.5	12	mA
Operating Frequency Range	XT	fMAX(1)	2	VDD=5.0 ~ 7.5V, *	1.0	~	6.0	MHz
		fMAX(2)		VDD=7.5 ~ 9.5V, *	1.0	~	12.0	MHz
	CPIN	fMAX(3)	3	VDD=5.0 ~ 7.5V, *	-	~	1.5	MHz
		fMAX(4)		VDD=7.5 ~ 9.5V, *	-	~	3.0	MHz
FGIN Operating Frequency Range		fFG		VDD=5.0 ~ 9.5V, VIN=0.5Vpp, *	-	~	10	kHz
FGIN Input Amplitude Voltage	Operation	VIN(1)	4	VDD=5.0 ~ 9.5V, fFG ~ 10kHz Sine Wave *	0.5	~	VDD -0.5	Vpp
	Non-Operation	VIN(2)		fFG ~ 10kHz, Sine Wave *	0	~	30	mVpp
FGIN Threshold Voltage Range		VTH(FG)		VDD=5.0 ~ 9.5V, At time of DC connection	0.2 × VDD	-	0.8 × VDD	V
AFC, APC D/A Converter	Max. Deviation			VDD=5.0 ~ 9.5V, IOUT=0	-	+2.5	+6.5	LSB
	Resolution				-	VDD /256	-	V
	Ladder Resistor	RL	7		35	55	80	kΩ
	Temperature Drift			VDD=5.0 ~ 9.5V, *	-	+1	-	LSB
Ladder Resistor Temperature Factor				*	-	+0.55	+0.8	%/deg.
Amplifier Feedback Resistor		Rf	5		100	200	500	kΩ

N1, N2, 33/45, P/S, CPIN

Pullup Resistor		RIN	6	Except CPIN Terminal	15	35	70	kΩ
Input Voltage	"H" Level	VIH		VDD=5.0 ~ 9.5V Except N1 and N2 Terminal	0.7 × VDD	-	VDD +0.3	V
	"L" Level	VTL			-0.3	-	0.3 × VDD	V

RV, LD, STROBE, CPOUT

Output Current	"H" Level	IOH	8	VOH=6.5V	-0.5	-	-	mA
	"L" Level	IOL	9	VOL=1.0V	0.5	-	-	mA

* : Ta=Range of -30 ~ +75°C


FUNCTIONAL EXPLANATION OF EACH TERMINAL

PIN NO.	SYMBOL	TERMINAL NAME	FUNCTIONAL & OPERATION EXPLANATION	REMARKS
16	V _{DD}	Power Terminal	V _{DD} =5-9.5V is applied	
1	GND	Ground Terminal	Ground.	
2 3	\bar{X}_T X _T	Crystal Oscillation Terminal	Crystal Oscillator is connected.	With a built-in feedback resistor
6	FG _{IN}	FG Pulse Input Terminal	Input terminal for pulse showing motor speed.	With a built-in amplifier.
10	33/45	Speed Switching Terminal	Terminal for switching motor speed. L=33 1/3rpm, H or NC=45rpm.	With a built-in pull-up resistor.
11	P/S	PLAY/STOP Input Terminal	Motor PLAY/STOP signal input terminal L=PLAY, H or NC=STOP	With a built-in pull-up resistor.
14	CP _{IN}	Reference Frequency Input Terminal	Normally connected to CPOUT. For external fine adjustment input from an external oscillator.	
15	CPOUT	Reference Frequency Output Terminal	Terminal for divided output from the crystal reference frequency divider. Normally connected to CPIN.	
13	STROBE	Strobe Output Terminal	Reference frequency output terminal for strobe. Duty is 1/8.	
12	LD	Lock Detecting Terminal	This terminal becomes H when the motor speed is within the lock range and otherwise L.	
8	AFC	AFC Output Terminal	Output terminal for motor speed control system. Output of 8bit D/A converter.	
7	APC	APC Output Terminal	Output terminal for motor phase control system. Output of 8bit D/A converter.	
9	RV	Reverse Signal Output Terminal	Terminal for motor reverse signal Output.	
4 5	N ₁ N ₂	Reference Divided Frequency Switching Terminal	Switching of divided frequency from the crystal reference frequency divider into 1/4, 1/32 and 1/128 is possible.	With a built-in pull-up resistor.

EXPLANATION OF OPERATION

(1) Crystal oscillation terminals ($X_T, \overline{X_T}$)

. The crystal oscillator is used by connecting as shown below.



* C_L OF 10~30pF is appropriate.

. Crystal oscillation frequency is calculated by the following equation according to number of FG pulses of a motor to be used.

$$f_X = 3/4 \text{ FG}' \times 128 \times 20 \times N = 5/9 \text{ FG}' \times 128 \times 27 \times N = 1920 \text{ FG}' \cdot N \quad (\text{Hz})$$

(Note) 3/4 FG' : FG_{IN} frequency at 45rpm.

5/9 FG' : FG_{IN} frequency at 33 1/3rpm.

Further, f_X : Crystal oscillation frequency, FG': No. of FG pulses generated per revolution of motor.

N : Ratio of frequency division of the crystal reference frequency divider. (Refer to Item (10).)

. Maximum operating frequency is above 12MHz and crystals up to 12MHz can be used.

(2) Reference frequency input/output terminals (CP_{OUT}, CP_{IN})

. Divided output $\frac{f_X}{N}$ from the crystal reference frequency divider is available at CP_{OUT}, which is normally connected to CP_{IN}.

. When an external oscillator (CR oscillator, etc.) is connected to CP_{IN}, motor speed can be finally adjusted.

TC9142P

(3) Strobe reference frequency output terminal (STROBE)

- . This is the reference output terminal for strobe and $\frac{1}{32 \times (20 \text{ or } 27) \times 128}$ of crystal oscillation frequency is available at this terminal.
- . Duty is 1/8 and suited to a single stripe strobe.

(4) FG pulse input terminal (FG_{IN})

- . This is the input terminal of FG pulse that shows the motor speed. This FG pulse becomes comparison frequency.
- . This terminal has built-in Amplifier and Schmitt circuit. FG pulses are applied through capacitor coupling and small amplitude is enough for proper operation.

(5) Speed switching terminal (33/45)

- . This terminal is for switching the motor speed 33 1/3 and 45rpm, with a pull-up resistor and chattering preventive circuit.

(TRUTH TABLE)

33 / 45	DIVIDED FREQUENCY	SPEED
L	$\frac{1}{27}$	33 $\frac{1}{3}$ rpm
H or NC	$\frac{1}{20}$	45rpm

(6) APC, AFC output terminal (APC, AFC)

- . AFC (speed control output) is a F-V converter for FG frequency, and is consisting of a 8bit D/A converter.
- . APC (phase control output) is a phase comparator (ϕ -V converter) that compares phase difference ϕ between 1/2 FG and reference frequency FS', and is also consisting of a 8bit D/A converter.
- . Both APC and AFC perform the following 3 operations according to FG_{IN} frequency.

- a. When FG_{IN} frequency is within the lock range:

Both APC and AFC perform the normal operation for FG_{IN} .

Further, the Lock range is,

$$\left\{ \begin{array}{l} \text{at 45rpm.....Reference cycle } \frac{1}{FS} \left\{ \begin{array}{l} +4.6 \\ -5.3 \end{array} \% \\ \text{at } 33 \frac{1}{3}\text{rpm} \dots\dots\text{Reference cycle } \frac{1}{FS} \left\{ \begin{array}{l} +3.4 \\ -3.9 \end{array} \% \end{array} \right.$$

(Note)

$$\text{Reference frequency } FS = \frac{f_X}{N (20 \text{ or } 27) 128} \text{ (Hz)}, FS' = \frac{1}{2} FS$$

- b. When FG_{IN} frequency is below the lock range (under speed):

APC and AFC outputs are both fixed at "H" level.


- c. When FG_{IN} frequency is above the lock range (over speed):

APC and AFC outputs are both fixed at "L" level.


- . When a motor is in .STOP state (P/S=H or NC), both AFC and APC are fixed "L" level.

TC9142P

AFC Output change status for FG_{IN} frequency




APC Output change status for phase difference ϕ .




. AFC and APC timing chart within lock range.

a. AFC (SPEED CONTROL SYSTEM)



b. APC (PHASE CONTROL SYSTEM)



(7) Lock detecting terminal (LD)

- . This terminal is the lock detecting output and is placed at "H" level when FG_{IN} frequency is within the lock range and otherwise, placed at "L" level.

(8) PLAY/STOP input terminal (P/S)

- . PLAY/STOP signals of the motor are input to this terminal.
PLAY=L, STOP=H or NC.
- . This terminal has a pull-up resistor and a chattering preventive circuit.
- . During PLAY (P/S=L), AFC, APC and LD perform the above-mentioned operations for FG_{IN} frequency, and during STOP (P/S=H or NC), AFC, APC and LD are all fixed at "L" level.

(9) Reverse signal output terminal (RV)

- . Reverse signal for braking the motor at time of switching of motor speed from 45rpm to 33 1/3rpm or the operation from PLAY to STOP is output through this terminal.
- . Change of RV output status

PREVIOUS STATUS	RV OUTPUT CHANGE TO "H" LEVEL	RV OUTPUT CHANGE TO "L" LEVEL
During normal rotation (during lock) at 45rpm.	When the motor speed is switched from 45rpm to 33 1/3rpm.	When the motor speed is locked at 33 1/3rpm, or When FG _{IN} ≤ 1/8 FS, or When the motor speed is switched from 33 1/3rpm to 45rpm
During normal rotation (during lock) at 33 1/3 rpm or 45rpm.	When the operation is switched from PLAY to STOP.	When FG _{IN} ≤ 1/8 FS or When the operation is switched from STOP to PLAY.

- . In other cases than above, RV output is not changed and fixed at "L" level.
- . Further, if FG frequency rises up to 1.5 times of normal rotation at 45rpm. (2 times of normal rotation at 33rpm), RV output is reset.

TC9142P

(10) Reference divided frequency switching terminal (N1, N2)


- . Divided frequency 1/N of the crystal reference frequency divider can be switched to 1/4, 1/32 or 1/128 by number of FG pulses or a crystal used.
- . This terminal has a built-in pull-up resistor.

(TRUTH TABLE)

N ₁	N ₂	$\frac{1}{N}$	STROBE OUTPUT FREQUENCY
H	H	$\frac{1}{32}$	$\frac{f_X \text{ [Hz]}}{32 \times (20 \text{ or } 27) \times 128}$
L	H	$\frac{1}{128}$	$\frac{f_X \text{ [Hz]}}{32 \times (20 \text{ or } 27) \times 128}$
H	L	$\frac{1}{4}$	$\frac{f_X \text{ [Hz]}}{32 \times (20 \text{ or } 27) \times 128}$

$\frac{1}{N}$: CRISTAL REFERENCE DIVIDED FREQUENCY

(11) Chattering preventing time of P/S, 33/45 terminal: T_c




N ₁	N ₂	CHATTERING PREVENTING TIME T _c (S)	
		At 33rpm	At 45rpm
H	H	$\frac{1728}{f_{CPIN}} \times (1 \sim 2)$	$\frac{1280}{f_{CPIN}} \times (1 \sim 2)$
L	H	$\frac{432}{f_{CPIN}} \times (1 \sim 2)$	$\frac{320}{f_{CPIN}} \times (1 \sim 2)$
H	L	$\frac{6912}{f_{CPIN}} \times (1 \sim 2)$	$\frac{5120}{f_{CPIN}} \times (1 \sim 2)$


f_{CPIN} : CPIN INPUT FREQUENCY (Hz)

CHARACTERISTIC TEST CIRCUIT


(1) Operating supply current




(2) XT Operating frequency range




(3) CPIN Operating frequency range




(4) FGIN Input sensitivity



(5) Amplifier feedback resistor




(6) Pullup resistor




TC9142P


(7) D/A Converter ladder resistor









(8) Output current ("H" level)



(9) Output current ("L" level)




CHARACTERISTIC DATA



TC9142P

EXAMPLE APPLICATION CIRCUIT




Example of crystal oscillation frequency calculation

When FG' (number of FG pulse)=90 pulses, if the dividing frequency of reference divider is set at N=32 dividing frequency, the crystal oscillation frequency f_x is as follows :

$$f_x = 1920 \cdot FG' \cdot N = 1920 \times 90 \times 32 = 5,5296\text{MHz}$$

CAUTION IN APPLICATION

- . APC and AFC terminals are for the 8-bit D/A converter outputs, which are directly output from the R-2R ladder type resistor network as shown in the following diagram. Impedance of these outputs becomes equal to the ladder resistor value R_L . Therefore, input impedance at the receiving side of these terminals shall be designed accordingly.



- . A filter for an externally mounted differential amplifier on an application circuit shall be selected to meet the response characteristic of a motor to be used.