
DTS MICRO CONTROLLER CONTAINING LCD DRIVER.

The TC9302AF is 4 bit CMOS micro controller for digital tuning system use having built-in LCD driver.

CPU has 4 bit parallel addition and subtraction (AI, SI instructions, etc.), logical operation (OR, AN instructions, etc.), plural bit judge and comparison instruction (TM, SL instructions, etc.), and timer function.

The equipment consists of 60 pin, mini-flat package, and has abundant I/O port and exclusive key input port controlled by powerful input and output instruction (IO, KEY instruction, etc.), and serial bus control function (SIO instruction) to control forcibly external PLL LSI and peripheral ICs. Further, it contains 4 bit A/D converter, and is capable of measuring electric field strength by inputting signal meter ouput.

Also, it has abundant exclusive LCD output terminal of 1/2 duty, 1/2 bias Weight: 0.67g driving, and exclusive terminal to output eight kinds of reference frequency signal to be supplied to PLL LSI



FEATURES

- · 4 bit micro controller for digital tuning system use.
- Built-in LCD driver (1/2 duty, 1/2 bias driving, driving frequency: 50 Hz)
- 5V ±10% single power supply. CMOS structure and low power dissipation.
- · Back-up of data memory (RAM) and each port is easily made (by INH terminal).
- Program memory (ROM): 16 bit × 1024 steps
- Data memory (RAM : 4 bit × 128 words
- Powerful instruction set of 62 kinds (all one word instruction).
- Instruction executing time 44.4 μs (7.2 MHz crystal connection).
- Abundant addition and subtraction instructions (addition instructions 12 kinds, subtraction instructions 12 kinds).
- Powerful compound judge statement (TMTR, TMFR, TMT, TMF instructions).

===TOSHIBA



and the second s



T-49-19-57

- · Data transfer in same low address is possible.
- · Indirect transfer of register is possible. (MVRD, MVRS, MVGD, MVGS instructions)
- · 16 powerful general registers (arranged in RAM).
- Stock level: 1 level
- Program memory (ROM) has no conception of page, field, and JUMP and CAL instruction can be freely made among 1024 steps.
- It is possible to freely refer to the content,16 bits,of optional address within 1024 steps in program memory (ROM), (DAL instruction).
- · Contains powerful exclusive serial bus control function.
- · Powerful input and output instruction (IO, KEY, SIO instructions).
- Exclusive input port (KO \sim K3) for key input use, and abundant 29 exclusive LCD driving terminals.
- Abundant 14 I/O port (port capable of setting input or output in 1 bit unit : 6, exclusive output port : 8).
- * Clock stop is possible by instruction. (During CKSTP instruction: Supply current, 1 μA or below).
- 2 Hz timer F/F and 10 Hz interval pulse output are contained (Internal port for time base use).
- · Built-in 4 bit A/D converter
- Reference frequencies of eight kinds to be supplied to PLL LSI can be selected depending upon program. (1 KHz, 5 KHz, 9 KHz, 10 KHz, 12.5 KHz, 60 KHz, 100KHz).

But to




MAXIMUM RATINGS

 $(Ta = 25^{\circ}C)$

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	-0.3 ~ 6.0	V
Input Voltage	VIN	-0.3 ∿ V _{DD} +0.3	v
Power Dissipation	PD	200	mW
Operating Temperature	Topr	-30 ∿ 75	°C.
Storage Temperature	Tstg	-55 ∿ 125	°C


TERMINAL CONNECTION DIAGRAM



TOP VIEW MINI FP-60PIN

TC9302AF

T-49-19-57



The second of th



ELECTRICAL CHARACTERISTICS (Except otherwise specified, Ta=25°C, $V_{\rm DD}=5$ V)

CHARACTERISTIC	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Supply Voltage Range	v_{DD}		*	4,5	5.0	5.5	v
Memory Holding Voltage Range	V _{HD}	Crystal Oscillation stops	*	2.0	~	. 5,5	V
Operating Supply Current	ı _{DD}	Normal Operation (Encluding output current)			1.0	3.0	mΑ
	I _{HD1}	V _{DD} =5V Crystal Oscillation stops		-	0.07	1.0	μА
Memory Holding Supply Current	I _{HD2}	V _{DD} =2V Crystal Oscillation stops		•••	-	0.5	μА
Crystal Oscillation Frequency	f _{XT}		*	_	7.2	_	MHz
LCD Common Output (COM1, COM2)							
High Level Output Current	I _{OH1}	V _{OH} =4.5V		-200	-500	-	μΑ
Low Level Output Current	I _{OL1}	V _{OL} =0.5V		200	500	-	μА
1/2 Bias Voltage	V _{BS}			2.40	2.50	2.60	v
LCD Segment Output (S1 ∿ S27)					•		
High Level Output Current	I _{OH2}	V _{OH} =4.5V		- 50	-160	-	• μ A
Low Level Output Current	I _{OL2}	V _{OL} =0.5V		50	160	-	μA
MUTE, TO ∿ T6 Port							
High Level Output Current	IOH3	V _{OH} =4.5V		-0.7	-1.7	-	mA
Low Level Output Current	I _{OL3}	V _{OL} =0.5V		0.5	1.2	-	mA
REF Output, P2-1 ∿-4, P3-1 ∿-2	Port	· · · · · · · · · · · · · · · · · · ·			I		لنــــــا
High Level Output Current	I _{OH4}	V _{OH} =4.0V		-0.6	-1.4	-	mА
Low Level Output Current	I _{OL4}	V _{OL} =1.0V		0.6	1.4		mA
SO, CK, STB Output		•				·	
High Level Output Current	I _{OH5}	V _{OH} =4.0V		-1.0	-2.0		mA
Low Level Output Current	I _{OL5}	V _{OL} =1.0V		1.0	2.0	_	mA
Key Input Port (KO ∿ K3)					· ·· · · · · · · · · · · · · · · · ·		·
High Level Input Voltage	v _{IH1}			3.5	~	5.0	v
Low Level Input Voltage	v _{IL1}			0	~	1.5	v
Pulldown Resistance	R _{IN1}			50	100	150	kΩ
· · · · · · · · · · · · · · · · · · ·							

T-49-19-57

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
SI, INH, INT, P2-1 ~ -4, P3-1	^-2 Poi	rt				
High Level Input Voltage(INH)	v _{IH2}		4.3	2	5.0	V
Low Level Input Voltage (INH)	v_{IL2}		0	~	2.7	V
High Level Input Voltage(Others	V _{IH1}		3.5	∿	5.0	v
Low Level Input Voltage(Others	V _{IL1}		0	~	1.5	v
High Level Input Leak Current	I _{IH}	V _{IH} =5.0V	-	-	1.0	μΑ
Low Level Input Leak Current	IIL	V _{IL} =0V	_	-	-1.0	μA
A/D Converter (DC · REF, A/D I	N)					
DC·REF Built-in Ladder Resistance	RL		30	50	80	kΩ
DC·REF Input Voltage Range	v_{REF}		1.0	∿	3.0	v
Resolution	V _{RES}		-	V _{REF} /16		v
Others						
XT Input Feedback Resistance	$R_{\mathbf{f}}$		250	500	1000	kΩ
Test Input Pulldown Resistance	R _{IN2}		15	30	60	kΩ

Note: *Marked items are guaranteed within a range of V_{DD} = 4.5 $^{\circ}$ 5.5V, Ta = -30 $^{\circ}$ 75°C



FUNCTIONS OF EACH TERMINAL.

PIN No.	SYMBOL	TERMINAL NAME	FUNCTION AND OPERATION	REMARKS
22 54	COM1 COM2	LCD Common Output	This is a common signal output terminal to LCD. Indication of maximum 54 segments is possible with matrix made with Sl∿S27. To this terminal are outputted three value levels of VDD, 1/2VDD, GND, at intervals of 50 Hz. (Note) During system reset and CKSTP instruction execution, output is automatically fixed at 'L' level.	VDD
55 60 1 2 21	\$1 ≥ \$6 \$7 ≥ \$27	LCD Segment Output	This is a segment signal output terminal to LCD. Indication of maximum 54 segments is possible with matrix mode with COM1, COM2. Data is outputted to these terminals by the execution of SEG instruction (COM1 system) and MARK instruction (COM2 system). Decoding of segment can be done by making that decode pattern within ROM territory and executing it by using DAL instruction. (Note) During system reset and CKSTP instruction execution, output is automatically fixed at 'L' level.	~√
24 ≥ 27	К0 г К3	Key Input Port	This is a 4 bit input port for inputting key matrix. By executing KEY instruction designating this port at operand port, data of these terminals is read in RAM. All terminals contain pull-down resistance. Usually, output port of TOVT6 is used for key return timing signal output.	R _{IN1}
28 دے 34	TO 2 T6	Key Timing Output Port	This is an output port of 4 bit (T0 ∿T3) and 3 bit (T4∿T6). Usually, it is used as key return timing signal output of key matrix.	 ≪-
35	P3-2 / A/D· IN	I/O Port 3 A-D /Analog Voltage Input	making input and output assignment for each bit, and the assignment is made with the content of internal port called PORT-3 I/O CONTROL. This terminal combines analog input of built-in 4 bit A/D Converter. Change-over to A/D Converter input is	To A/D Converter
36	P3-1 DC• REF	/Refer- ence Voltage Input	also controlled by the content of PORT-3 I/O CONTROL port. The built-in A/D converter is of successive comparison system by program, P3-1 being reference voltage input, and P3-2 analog comparison voltage input.	OUT

T-49-19-57


PIN No.	SYMBOL	TERMINAL NAME	FUNCTION AND OPERATION	REMARKS
37 2 40	P2−4 ∂ P2−1	I/O Port 2	This is a 4 bit I/O port. This port is capable of designating input and output of each bit, and the designation is performed with the content of internal port called PORT-2 I/O CONTROL.	OUT J
41	MUTE	Muting Signal Output Port	This is a 1 bit output port. It is usually used as a muting control signal output. (Note) When INH input is changing as 'H' ↔ 'L', the output is automatically set at 'H' level.	≪ -
42	STB	Strobe Pulse Output	Serial interface. By executing SIO instruction, external PLL, LSI and peripheral optional ICs can be controlled powerfully.	
43	CK SO	Serial Clock Output Serial data	As for serial transfer system, two kinds of NCD/NCD mode can be selected by program.	0—∞
45	SI	Output Serial data Input		o—}>o-
46	REF	Refer- ence Fre- quency Signal Output	This is an output terminal of reference frequency signal supplied to PLL, LSI. It is possible to select eight kinds of reference frequency signal, 1 KHz, 5 KHz, 9 KHz, 10 KHz, 12.5 KHz, 25 KHz, 50 KHz, 100 KHz, depending upon the program. (Note) When TNH input is at 'L' level, output is automatically fixed at 'L' level.	~~
47	ĪNT	Initia- lizing Input	This is a system reset signal input terminal of the device. While INT is at 'L' level, reset is applied, and when it becomes 'H' level, the program starts from zero address. When the voltage, OV → 4.5V, is supplied to Vpp terminal, system reset is applied (power on reset), and so this terminal usually is fixed at 'H' level when used.	○ —>>-
			(Note) After system reset, I/O port is set at input mode, but the output port must be initialized by program according to your use, as its output condition is indefinite.	

PIN No.	SYMEOL	TERMINAL NAME	FUNCTION AND OPERATION	REMARKS
	 :	-	This is a pulsing signal input port of radio mode. It judges as radio on mode at 'H' level input and radio off mode at 'L' level input. When this terminal is at 'L' level, REF output is automatically fixed at 'L' level.	
48	INH	Inhibit Input	Further, if CKSTP instruction is used in the program and this CKSTP instruction is executed while INH is at 'L' level, the internal clock generator and CPU stop their operations, and memory back up condition can be realized at low current consumption (less than 1 µA). At this time, all output terminals (indicated output, output port, etc.) are fixed to 'L' level, automatically. (Note) CKSTP instruction is effective when INH is at 'L' level, and makes the same operation as NOOP instruction if executed when INH is at 'H'level.	○ — ▷ ○-
49	TEST	Test Mode Control Input	This is an input terminal for a test mode control. It is brought to test mode with 'H' level input and normal operation with 'L' level or NC condition. It contains pull down resistance, and usually fixed at NC or 'L' level when used. In the test mode, the device operates as evaluator chip, and program evaluation at EPROM base is possible when combined with external simulation board.	R _{IN2}
50 51	XT XT	Crystal Oscilla- tion Terminal	This is a connecting terminal of crystal oscillator. 7.2 MHz crystal is connected. Oscillation is automatically stoppes during the execution of CKSTP instruction.	
52	GND	Ground Terminal	This is a device ground terminal.	
23 53	v _{dd}	Power Supply Terminal	This is a power supply terminal of the device. Voltage of 5V ±10% is impressed in the normal operation. Under back up condition (during the execution of CKSTP instruction), voltage can be lowered down to 2V. When voltage, OV → 4.5V, is supplied to this terminal, system reset is applied to the device, and the program starts from zero address. (power on reset). (Note) Carry out power on reset from the condition of INH='L' level. (Note) As the content of each port (output port, internal port, etc.) is indefinite at the time of closing of supply power, initialization by program must be made, according to your use.	

and the second s

T-49-19-57

(Supplement)



O Built-in pulldown resistance CMOS input

CMOS output

O———— Clocked gate type CMOS output



EXPLANATION OF OPERATION

o CPU

CPU is composed of program counter, stack register, ALU, program memory, data memory, G-register, data register, carry F/F and judging circuit.

1. Program Counter (PC)

Program counter is a device to address program memory (ROM), and is composed of 10 bits binary up counter. This is cleared by system reset, and the program starts from zero address.

Usually, increment is made one by one everytime the one instruction is executed, but when JUMP instruction, or CAL instruction is executed, the address designated at operand port of that instruction is loaded.

Further, when the instruction (AIS, SLT, TMT, RNS instructions, etc.) having skip function, is executed, two increment of program counter is made if the result is the condition to be skipped, and the succeeding instruction is skipped.

PC PC9 PC8 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0

2. Stack Register (STACK)

This is a register composed of 1×10 bits. During the execution of sub-routine call instruction, the value obtained by adding +1 to the content of program counter, namely return address, is housed. The content of stack register is loaded on the program counter by the execution of return instruction (RN, RNS instructions).

This stack level is 1 level, and nesting is 1 level.

3. ALU

ALU has binary 4 bit parallel addition and subtraction, logical operation, comparison and plural bit judge functions. This CPU has no accumulator, and all operations directly treat the content of data memory.

T-49-19-57

4. Program Memory (ROM)

Program memory is composed of 16 bit \times 1024 steps, of 000H \circ 3FFH address. Program memory has no concept of page or field, and JUMP instruction and CAL instruction can be freely used among 1024 steps.

Further, it is possible to use optional address of program memory as data area, and its content, 16 bits, can be loaded to the data register by executing DAL instruction.

(Note) Provide the data area in the program memory at the address outside the program loop.

3FFH 000H

ROM 16 bits × 1024 steps

1024 steps

5. Data Memory (RAM)

Data memory is composed of 4 bit \times 128 words and used for storing data. This 128 words are expressed with row address (3 bit) and column address (4 bit). 64 words (row address = 4H $^{\circ}$ 7H address) among the data memory are indirect addressing by G-register. For this reason, when carrying out data processing within this territory, it is necessary to designate row address by G-register beforehand.


 $00H \sim 0FH$ address in the data memory is called general register, and can be used only by designating column address (4 bit). These 16 general registers can be used for operation and transfer between data memories. Further, it can also be used as ordinary data memory.

(Note) The column address (4 bit) to designate general register becomes register number of the general register.

(Note) It is also possible to indirectly designate all (OH \sim 7H address) row address by G-register.







6. G-register (G-REG.)

G-register is a 3 bit register for addressing 64 word row address (DR= 4H $^{\circ}$ 7H address) of data memory. Content of this register is effective when executing MVGD instruction, MVGS instruction, and is not related with the execution of other instructions.

This register is treated as one of the port, and its content is set by the execution of IO instruction among input and output instructions.

(refer to register port item 1)

7. Data Register (DATA REG)

This is a register composed of 1×16 bits. In this register, 16 bit data of optional address among the program memory is loaded during executing of DAL instruction. This register is treated as one of the port, and when key instruction among input and output instructions is executed, its content is read in the data memory in 4 bit unit.

(refer to register port item 2)

T-49-19-57

8. Carry F/F (C·F/F)

This is set when carry or borrow is produced as a result of executing operational instruction, and is reset when it is not produced. Content of carry F/F changes only when addition and subtraction instruction is executed, and does not change during the execution of other instructions.

9. Judge Circuit (J)

When skip function instruction is executed, this circuit judges its skip condition. When skip condition is satisfied, this circuit makes increment of two program counters, and skips the succeeding instruction.

It is provided with 29 kings of instructions having abundant skip function. (Refer to Item, 11, list of explanations of instruction function and operations, * marked instruction).

10. Instruction Set List

62 kinds of instruction set are included, all of which consisting of one word instruction. These instructions are expressed with 6 bit instruction code.

High ra Lower rank 4 bits	er nk 2 bits	00	01 1	10	3
0000	0	AI M,I	AD r,M	LD r,M	SLTI M,I
0001	1	AIS M,I	ADS r,M	ST M,r	SGEL M,I
0010	2	AIN M,I	ADN r,M	MVRD r,M	SEQI M,I
0011	3	SI M,I	SU r,M	MVRS M,r	SNEI M,I
0100	4	SIS M,I	SUS r,M	MVSR M ₁ ,M ₂	SLT r,M
0101	5	SIN M,I	SUN r,M	MVIM.M,I	SGE r,M
0110	6	CAL ADDR1	ORR r,M	MVGD r,M	SEQ r,M
0111	7		ANDR r,M	MVGS M,r	SNE r,M
1000	8	AIC M,I	AC r,M	PLL M,C	TMTR r,M
1001	9	AICS M,I	ACS r,M	SEG M,C	TMFR r,M
1010	A	AICN M,I	ACN r,M	AMRK M,C	TMT M,N
1011	В	SIB M,I	SB r,M	IO M,C	TMF M,N
1100	С	SIBS M,I	SBS r,M	KEY M,C	DAL ADDR ₂ ,r
1101	D	SIBN M,I	SBN r,M	SIO M,C	WAIT
1110	E	JUMP ADDR1	ORIM M,I	RN	CKSTP
1111	F		ANIM M,I	RNS	NOOP

(Explanation of Symbols)					
: Data memory address , Normally, one of 00H $^{\circ}$	ပ	: Cord No. of port (4 bit)	sio :	: Port treated during the execution of SIO instruction	
of a address of data memory one of $00H \sim 7FH$ ad-	CN	: Lower rank 3 bit of port code No.	: · - -	() : Register or data memory content	
dress during the execution of MVGD	RN	<pre>: General register No. (4 bit)</pre>	;)c:	()c: Content of port indicated by code No. C. (4 bit)	
instruction and MVGs instruction (G-regis- ter is used).	ADDR1	ADDR1 : Program memory address (10 bit)	 	: Content of data memory indicated by the content of	
: General register . One of 00H $^{\rm to}$ OFH address of data memory	ADDR2	Higher rank 6 bit of program memory address	[]	register or data memory]p: Content of program memory (16 bit)	
: Program counter (10 bit)	Ca	: Carry	ic :	Instruction code (6 bit)	
(: Stack register (10 bit)	ъ,	: Borrow	*	Instruction having skip	
: G-register (3 bit)	PLL	Port treated during		function	
: Data register (16 bit)		the execution of PLL instruction	 വ	Data memory column address (4 bit)	
: Immediate data (4 bit) : Bit position (4 bit)	SEG	Port treated during the execution of SEG		: Data memory row address (2 bit)	
: A11 '0'		instruction			
	MARK	Port treated during the execution of MARK instruction			
	01	Port treated during the execution of IO instruction			
	KEY .	: Port treated during the execution of .KEY instruction			

11. Explanation List of Function and Operation of Instructions


DE 1097247 0018578 7 TC9302AF

T-49-19-57

ì	_							····					1	
	it)	C (4 bit)	Ι	τ	H	н	H	н	R _W	RM	RN	RŅ	R _W	$ m _{R_{N}}$
	ige (16 b	B (4 bit)	ο _Q	D _C	DС	DС	DC	DС	D _C	DС	DС	\mathfrak{I}_{Ω}	DС	οg
	· Machine Language (16 bit)	IC A B C (6 bit) (2 bit) (4 bit) (4 bit)	$D_{\mathbf{R}}$	DR	DR	. DR	DR	$^{ m D_R}$	$D_{ m R}$	$D_{ m R}$	DR	$D_{\mathbf{R}}$	$D_{\mathbf{R}}$	DR
	· Machin	IC (6 bit)	000000	000001	000010	001000	001001	001010	010000	010001	010010	011000	011001	011010
		explanation of Operation	I + (W) → W	M + (M) + I Skip if carry	M + (M) + I Skip if not carry	M + (M) + I + ca	M + (M) + I + ca Skip if carry	M ← (M) + I + ca Skip if not carry	r + (r) + (M)	r + (r) + (M) Skip if carry	r + (r) + (M) Skip if not carry	$r \leftarrow (r) + (M) + ca$	r + (r) + (M) + ca Skip if carry	r + (r) + (M) + ca Skip if not carry
		Explanation of Function	Add immediate data to memory	Add immediate data to memory, then skip if carry	Add immediate data to memory, then skip if not carry	Add immediate data to memory with carry	Add immediate data to memory with carry, then skip if carry	Add immediate data to memory with carry, then skip if not carry	Add memory to general register	Add memory to general register, then skip if carry	Add memory to general register, then skip if not carry	Add memory to general register with carry	Add memory to general register with carry, then skip if carry	Add memory to general register with carry, then skip if not carry
	Ē	SKIP Func.		*	*		*	*	*	*	*	*	*	*
		Mnemonic	AI M,I	AIS M,I	AIN M,I	AIC M,I	AICS M,I	AICN M,I	AD r,M	ADS r,M	ADN r,M	AC r,M	ACS r,M	ACN r,M
		Gr.					Addit	ion Ins	truct	ion				

TC9302AF

-



A STATE OF THE PARTY OF THE PAR

T-49-19-57

													
it)	C (4 bit)	$^{R}_{ m N}$	ы	H	н	н	$^{R}_{N}$	RN	RN	$R_{ m N}$	R _N	RN	$^{\rm R}_{ m N}$
age (16 bit)	B (4 bit)	၁၀	DС	DС	DС	DС	DС	DC	၁၀	၁၀	DС	DC	D _O
Machine Language	A (2 bit)	D _R	DR	D _R	D _R	J _R	D _R	DR	DR	D _R	$D_{\mathbf{R}}$	DR	D _R
Machir	IC (6 bit)	011101	110000	110001	110010	110011	110100	110101	110110	110111	100000	100001	100010
	Explanation of Operation	$x \leftarrow (x) - (M) - b$ Skip if not borrow	Skip if (M) < I	Skip if (M) \ge I	Skip if (M) = I	Skip if (M) \ I	Skip if $(r) < (M)$	Skip if (r) ≧ (M)	Skip if $(r) = (M)$	Skip if $(r) \approx (M)$	$r \leftarrow (M)$	M + (r)	[D, (r)] + (M)
	Explanation of Function	Subtract memory from general register with borrow, then skip if not borrow	Skip if memory is less- than immediate data	Skip if memory is greater than or equal to immedi- ate data	Skip if memory is equal to immediate data	Skip if memory is not equal to immediate data	Skip if general regis- ter is less than memory	Skip if general register is greater than or equal to memory	Skip if general register is equal to memory	Skip if general register is not equal to memory	Load memory to general register	Store general register to memory	Move memory to destination memory referring to general register in the same row
	Skip Func.	. *	*	*	*	*	*	*	*	*	*	*	
	Mnemonic	SBN r,M	SLTI M,I	SGEI M,I	SEQI M,I	SNEI M, I	SLT r,M	SGE r,M	SEQ r,M	SNE r,M	LD r,M	ST M,r	MVRD r,M
	Inst. Gr.	*** * ** ;			Co	mpari	son I	nstruct	ion		Ins	ransfe truct:	er Lon


										,			,	
(a)	C (4 bit)	$^{R_{ m N}}$	D _{C2}	н	RN	$R_{ m N}$	O CN	1 C _N	0 C _N	1 C _N	0 C _N	1 C _N	O C _N	1 C _N
. (16 bit)	B (4 bit)	DC	ЭC	$\mathcal{D}_{\mathbf{G}}$	DС	D _Q	DC	DC	ာင	D _C	DC	ο _α	DC	DС
Machine Language	A (2 bit)	DR	$\mathbf{D}_{\mathbf{R}}$	$D_{\mathbf{R}}$	DR	$^{\mathrm{D_{R}}}$	DR	$^{ m D_R}$	DR	DR	$D_{ m R}$	DR	DR	DR
Machin	IC (6 bit)	100011	100100	100101	100110	100111		000101		101001		101010		110101
	Explanation of Operation	$M \leftarrow [D_R, (r)]$	$(D_{R}, D_{C1}) \leftarrow (D_{R}, D_{C2}) \mid 100100$	I → M	[(G),(r)] ← (M)	$M \leftarrow [(G), (r)]$	M ← [PLL.] _G	[PLL] _C \leftarrow (M)	M ← [SEG] _C	$[SEG]_C \leftarrow (M)$	m ← [mark] _C	$[MARK]_C \leftarrow (M)$	Э[0I] + W	$[IO]_{\mathbb{C}} \leftarrow (M)$
	Explanation of Function	Move source memory referring to general register $M \leftarrow [D_R, (r)]$ to memory in the same row	Move memory to memory in the same row	Move immediate data to memory	Move memory to destina- tion memory referring to G-register and general register	Move source memory referring to G-register and general register to memory	Input PLL port data to memory	Output contents of memory to PLL port	Input SEG port data to memory	Output contents of memory to SEG port	Input MARK port data to memory	Output contents of memory to MARK port	Input IO port data to memory	Output contents of memory to IO port
-	Skip Func.					-								
	Mnemonic	MVRS M,r	MVSR M1, M2	MVIM M,I	муср г, м	MVGS M,r		л . м тля		SEG M,C		MARK M, C	i	э . м От
	Inst. Gr.		Trans	fer I	nstructio	n		Inpu	t and	Outp	ut In	struc	tion	

T-49-19-57

								· · · · · · ·					
(£)	C (4 bit)	0 C _N	1 C _N	0 C _N	1 C _N	RN	R _N	н	ı	$R_{ m N}$	$^{ m R_N}$	N	N
e (16 bi	B 4 bit) (DC	D _C	DC	D _C	DC	DC	DС	D _C	DC	D _C	DC	ъc
Machine Language (16 bit)	A (2 bit) (D _R .	DR	DR	DR	DR	D _R	DR	$D_{ m R}$	DR	DR	DR	D _R
Machine	(6 bit) (2 bit) (4 bit)		101100	101101		011010	010111	011110	011111	111000	111001	111010	1110111
,	Explanation of Operation	M ← KEY C	KEY _C ← (M)	M + [SIO] _C	[SIO] _C ← (M)	$\mathbf{r} \leftarrow (\mathbf{r}) \lor (\mathbf{M})$	$r \leftarrow (r) \wedge (M)$	$M \leftarrow (M) \lor I$	$I \vee (M) \rightarrow M$	Skip if r[N(M)] = all '1'	Skip if r[N(M)] = all '0'	Skip if M(N) = all '1'	Skip if M(N) = all '0'
	Explanation of Function	Input KEY port data to memory	Output contents of memory to KEY port	Serial input port data of external device to memory	Serial output contents of memory to port of external device	Logical OR of general register and memory	Logical AND of general register and memory	Logical OR of memory and immediate data	Logical AND of memory and immediate data	Test general register bits by memory bits, then skip if all bits specified are true	Test general register bits by memory bits, then skip if all bits specified are false	Test memory bits, then skip if all bits specified are true	Test memory bits, then skip if all bits speci- fied are false
	Skip Func.	-								*	*	*	*
	Mnemonic		KEY M,C		ofe Ora	ORR r,M	ANDR r,M	ORIM M,I	ANIM M,I	TMTR r,M	TMFR r,M	TMT M,N	TMF M,N
	. <u>Y</u>		nput a	and Out; ruction	out	Log	ical Instr	Opera uction	tion n	Bit	Judge In	structi	on

T-49-19-57

TC9302AF



and output instruction, control of input/output of instrucout at the highest rank bit value of Code Mo. (C) of port. During the execution of input and tion is automatically carried out (Note 1)

MSB = '1' of Code No. (C): output instruction MSB = '0' of Code No. (C): input instruction

The second second

It is necessary in the first place to select an external device which becomes the transfer address of serial data by the chip select code ((C) = FH). (Refer to Serial Inter-Basically, the execution of SIO instruction is treated in the same way as the execution of other input and output instruction (PLL instruction, SEG instruction, etc.), but it differs in the following points: (Note 2)

SIO instruction is 88.8 µS. Execution time of

face Item 1).

Instruction

Instructions

T-49-19-57

In the TC9302AF, the input port treated by the execution of SEG instruction and MARK instruction does not exist, and so these input instructions can not be used. (Note 3)

Among the program memory address 10 bits assigned by DAL instruction, the lower rank 4 bits become indirect addressing based on the content of general register. DAL instruction executing time is 88.8 µS just like the executing time of SIO (Note 4)

instruction.

When WAIT instruction is executed, the program keeps waiting condition at that address until the instruction is released under the following conditions: . (Note 5)

. When there is an input (KO $^{\circ}$ K3 ports) to key input port.

When INH input has changed.

. When 2HZ timer F/F is set.

If WAIT instruction is executed during the above conditions, same operation as NOOP When WAIT mode is released, instruction of next address is executed. instruction is made.



CONNECTION OF CRYSTAL OSCILLATOR

Connect 7.2 MHz crystal oscillator with the crystal oscillator terminals (X_T , $\overline{X_T}$ terminal) of the device as shown below. This oscillation signal is supplied to clock generator and reference frequency divider, and produces each timing signal of CPU and reference frequency signal.

Adjust the crystal oscillation frequency while monitoring reference frequency output terminal or LCD segment output terminal.

(Note) Use crystal oscillator of low CI value and satisfactory starting characteristics.

SYSTEM RESET

System reset is applied to the device when 'L' level is given to $\overline{\text{INT}}$ terminal, or when the voltage, OV \rightarrow 4.5V, is supplied to VDD terminal (power on reset). After the lapse of 10 mS stand-by time succeeding to the system reset, program starts from zero address.

As power on reset function if imployed usually, $\overline{\text{INT}}$ terminal is fixed at 'H' level.

- (Note 1) During the system reset time and the succeeding stand-by time, LCD common output and segment output are fixed at 'L' level.
- (Note 2) After the system reset, I/O port 2 and 3 are both set at input mode, but initialization of output port and internal port (G-register, etc.) is not carried out. Especially, at the initial power on stage, content of these ports is indefinite, and therefore it is necessary to make initialization with program according to your use.
- (Note 3) Carry out power on reset after establishing $\overline{INH} = 'L'$ level condition.

BACK UP MODE

If CKSTP instruction is executed when $\overline{\rm INH}$ terminal is at 'L' level, clock generator and CPU internal of the device stop operation completely, and memory back up state can be realized at low consumption current (1 μA MAX at V_DD = 5V). At this time, LCD indicating output terminals and output ports are all fixed at 'L' level automatically, and therefore processing of output terminal by program is not required.


T-49-19-57

With this back up mode, supply voltage can be lowered down to 2V. In the back up mode, program stops at the execution address of CKSTP instruction, back up mode is released at TNH = 'H' level, and the next address is executed after the lapse of stand-by time of 10 mS.


(Note 1) In the back-up mode, the condition of output terminals is all fixed at 'L' level, but the content of output port is held in the data just before back up mode.

(Note 2) When CKSTP instruction is executed when TNH is at 'H' level, the same operation as NOOP instruction is made: (Back up mode is not entered).

EXAMPLE OF BACKUP CIRCUIT



BACKUP BY BATTERY



BACKUP BY CAPACITOR

+B shall be connected to a fast fall power supply when the power switch of a set turned off.



T-49-19-57

Color Colo		7=	1		_				10								 I			_	F-1	ht					_	1 1	_
Name	(9¢) OIS	¥2				_		SERIAL OUTPUT	CODEM(C)=OH~7H			,			-		:			-	SERIAL OUTPUT	CODE/K(C)=8H~EH	i.					日田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田	₩ #
Tail (41) Seg(Comi) (42) Mark (Comi) (45) Tail (44) Tail	KEY (\$5)	Y2 Y4			_		K1 K2	0	DATA REGISTER	ap tp	DATA REGISTER	वर्घ वर	DATA REGISTER		DATA REGISTER	d14		PORT-2 I/O CONTROL	S- S-		-2 Abon	*		/				*.	
Tail (41) Sericomi (42) Mark (Com2 (45) 12 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 15		ХB	0		4-		4-	0	,	>	KEY	No.	3.T	T3	(5	*		-4		-4		,	K	STB	ដ	T3	*	
Tail (41) Sericomi (42) Mark (Com2 (45) 12 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 15	4	¥4	0	ORTZ	5-	ORT3	57	0		>	Z,	24	NG POI	TZ	PORT	Te	*	ORIZ	-3	ORTS	-3		IR.	#3	KEY	NG POF	TZ	PORT	27
Tail (41) Sericomi (42) Mark (Com2 (45) 12 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 15	Of Of	Y2	0	2	83	70.7	- 2	0	·	··	1012	7 0115	X TIMI	Т		T5	*	10 F	2-	I/O F	-2		EGISTI	T#	CLOCK	Y TIMI	Ţ	MING]	2.1
TIL (\$1) SEG(COM1) (\$2) MARK(COM2) (\$5) X1 X2 X4 X8 X1 X2 X4 X8 X1 X2 X4 X8 X		Υı	MUTE		7		7	A OUT	TNT	1		\neg	KE	TO	KEY TI	T4	MUTE		-1		-1		G-B	0#	SHZE/F	KE	TO	KEY TJ	#1
A FILL (\$1) SEG(COM1) (\$2) 2	φ3)	¥8				ļ —	-										84	ę	D D	615	216	918	220	2		*	-		7
A FILL (\$1) SEG(COM1) (\$2) 2	(2)	¥4										1					83	č	, a	_			סנמ	9	523	400	2		
A FILL (\$1) SEG(COM1) (\$2) 2	K(00)	X2								-							88	0	2	מנמ	2	S1.4	מ) i i	822	965			
A FLL (\$\phi_1\$) SEG(COM1) (\$\phi_2\$) REF SELECT REF	MAE	7,7					-										81	ŭ	3	ĝ			2	<u>;</u>	881	000	2	<u>/</u>	
2	φs)	¥8												1			84	ā	2		\dashv		_	_	-	_		,	$/\!\! $
2	(17)	¥4											å				83	Ž	à		\rightarrow					1-			
2	ga (co.	\vdash																	-										
PILI (φ1) 2	18	-		_								_					- K	Ω.		89		813	STA		821	825		_	_
	PLL (#1)	Y2 Y4									F SELECT	#1 #8								/					SELECT				
	28 2	₩ 2 %	0		1					1		9	· C	·]	r		ω	0			ㅡ.					F	Į.	F4	7

≋TOSHIBA

T-49-19-57

I/O MAP

All ports in the device are expressed by six input and output instructions (PLL instruction, SEG instruction, MARK instruction, IO instruction, KEY instruction, SIO instruction) and 4 bit matrix of code No. C. Assignment of these ports is indicated previously as I/O map. In the I/O map, port names treated in the execution of each input and output instruction are assigned horizontally, while code Nos. of port are assigned vertically. G-register and data register are also treated as port.

Basically, the data is treated at each port as 4 bit unit, and code No.(C)= OH \sim 7H are assigned to input ports, while code No.(C)= 8H \sim FH are assigned to output ports.

- (Note 1) The port indicated with oblique line on I/O map is a port not existing in the device. In the execution of output instruction, when data is outputted to the non-existing output port, no effect is given to the content of other port or data memory. When non-existing input port is designated during the execution of input instruction, the content read into the data memory becomes indefinite.
- (Note 2) Among the output ports on I/O map, * marked port is unused port. The data outputted here becomes "don't care".
- (Note 3) Regarding the content of port expressed in 4 bit, Y1 corresponds to the lowest ranking bit of the data of data memory, and Y8 to the highest ranking bit. Data of each port is all treated with positive logic.
- (Note 4) Each port assigned by six input and output instructions and code No. C is coded as follows:

of K/L] m n
Operand port CN of input and output instruction
(Lower 3 bit value of code No. of port : $0 \sim 7$)

Input and output instructions of 6 kinds are described in 1 \sim 6.

Input and Output Instruction	PLL	SEG	MARK	10	KEY	SIO
m ·	.1	2	3	4	5	6

Expresses input/output port (K : input port, L : output port)



T-49-19-57

REFERENCE FREQUENCY DIVIDER

This unit divides oscillating frequency of external 7.2 MHz crystal, and produces eight kinds of PLL reference frequency signal, 1 KHz, 5 KHz, 9 KHz, 10 KHz, 12.5 KHz, 25 KHz, 50 KHz, 100 KHz. Such selection is carried out with the data of REF select port.

The selected signal is supplied to PLL LSI from REF output terminal. The reference frequency divider is reset with $\overline{\text{INH}}$ = 'L' level input, and REF output is fixed at 'L' level.

1. REF Select Port (ØKL15)

This is an internal port to select eight kinds of reference frequency signal. Normally, this port is accessed by PLL output instruction designated [C_N = 5] at the operand part.(ϕ L15) By the execution of PLL input instruction designating [C_N = 5] at the operand part, the content of the data presently outputted is read into the data memory. (ϕ K15)

** 4 F	Y1	Y2	¥4	Y8	_
ΦL15	#0	#1	#2	*	
-	freq	rence quency	7	Don'	t care

	Code Table										
	#2	#1	#3		Reference Frequency						
	0	,0	0	0	1 KHz						
	0	0	1	1	50 KHz						
i	0	1	0	2	5 KHz						
	0	1	1	3	100 KHz						
	1	0	0	4	9. KHz						
	1	0	-	5	10 KHz						
	1	1	0	6	12.5 KHz						
	1	1	1	7	25 KHz						

LCD DRIVER

The TC9302AF contains LCD driver of 1/2 duty, and 1/2 bias driving(frame frequency = 50 Hz)

Two common outputs (COM1, COM2) output three potentials of voltage, $V_{\rm DD},1/2$ $V_{\rm DD},GND$ level respectively, at 1/4 phase difference. 54 segments can be lighted by the combination of this common output and 27 segment output (S1 $^{\circ}$ S27). That is to say, both COM1 system segment and COM2 system segment can be lighted by one segment output, what is called dynamic display method.


LCD driver does not contain segment decoder, so 54 segments can be freely used by program for 7 segment indication or mark segment indication.

COM1 system segment output is controlled by execution of SEG instruction and COM2 system segment output is by execution MARK instruction.

T-49-19-57

1. Timing Chart of LCD Driver

Below are shown the timing of COM1, COM2 output wave form and four kinds of segment output wave form.



(Note) During system reset and back up mode (CKSTP instruction executing time) common output and segment output are all fixed at 'L' level, automatically.

2. COM1 System Segment Port (\$\phi\$120 \sigma \phi\$126)

This is a port group to output 27 segment data of COM1 system. It is accessed by SEG output instruction. Segment data is treated with 4 bit unit, and COM1 system segment turns "ON" when data '1' is outputted, while COM1 system segment turns "OFF" when data '0' is outputted.

Y1 Y2 Y4 Y8				• •		Y1 Y2 Y4 Y8_	
S S S S 1 2 3 4	S S S S 5 6 7 8	S S S S 9 10 11 12	S S S S 13 14 15 16	S S S S 17 18 19 20	S S S S 21 22 23 24	S S S * * 25 26 27 *	
ф L20	ф L21	фL22	фL23	фL24	фL25	φL26 don't	•



2. COM2 System Segment Port (φL30 ∿ φL36)

This is a port group to output 27 segment data of COM2 system. It is accessed by MARK output instruction. Segment data is treated with 4 bit unit, and COM2 system segment turns "ON" when data '1' is outputted, while COM2 segment turns "OFF" when data '0' is outputted.

Y1 Y2 Y4 Y8						Y1 Y2 Y4 Y8
S S S S S 1 2 3 4	S S S S 5 6 7 8	S S S S 9 10 11 12	S S S S 13 14 15 16	S S S S 17 18 19 20	S S S S 21 22 23 24	S S S *
фL30	фL31	фL32	фL33	ф1.34	фL35	φL36 don't

(Note) Names of each port of COM1 system and COM2 system correspond to the names of segment output terminals, respectively.

(Note) Decoding of segment can be made by providing the segment decode pattern in the program memory and reading it into the data memory by using DAL instruction. Hence, LCD driver does not contain segment decoder. As DAL instruction refers to the data in the program memory with 16 bit unit, assignment of segment port appropriated to the 7 segment indication is continuously performed with 8 bit unit (7 segment + 1. mark) for example port Sl∿S4, port S5 ∿S8 both in COM1 system and COM2 system in common.

I/O PORT 2, I/O PORT 3

1. I/O Port 2, I/O Port 3

I/O port 2 is 4 bit and I/O port 3 is 2 bit port, both of which are capable of making input and output setting with 1 bit unit. In the case of I/O port 2, input and output setting are made by the content of port-2 I/O control internal port, while in the case of I/O port 3, it is made by the content of port-3 I/O control internal port. Setting to input port can be made by setting '0' to the bit of corresponding I/O control port, while setting to output port can be made by setting '1' to the same.

I/O port 3 combines analog input of 4 bit A/D converter.

At the time of input port setting, the data inputted to I/O port at present is read into the data memory by the execution of IO input instruction designating [C_N = 1 or 2] at the operand part. (ϕ K41 or ϕ K42). At this time, content of output side latch (ϕ L41, ϕ L42) gives not effect to the input data.


(Note) Data of output side latch P3-3, P3-4 is inputted from input port P3-3, P3-4, respectively.

During the output port setting, output condition of I/O port is controlled by the execution of IO output instruction assigning [C_N = 1 or 2] at operand part. (ϕ L41 or ϕ L42).

T-49-19-57

Further, by the execution of IO input instruction, the content of currently outputted data is read into the data memory (ϕ K41, ϕ K42).

- (Note) Data of P3-3, P3-4 of output side latch becomes effective only during the operation of A/D converter.
- (Note) IO control port is accessed by KEY output instruction designating $[c_N = 1 \text{ or } 2]$ at the operand part. After system reset, the content of this port is all reset to '0', and I/O port is all set at input mode.
- (Note) During back up mode, the output condition of I/O port set at output mode is all fixed at 'L' level automatically, but the preceding data is held in the content of each output latch just before the back-up mode.



A/D ON bit

This bit controls enable/disenable of built-in 4 bit A/D converter operation and the transfer to A/D converter input of I/O port three terminals.

I/O port 3 terminal combines analog input of built-in 4 bit A/D converter. When 'O' is set at A/D ON bit, I/O port 3 becomes ordinary input and output port, and when '1' is set, A/D converter operates and I/O port 3 terminal is connected to A/D converter input (See A/D converter item)

2. Key Timing Output Port (T0 \sim T6)

TO \sim T6 is exclusive output port of 7 bit, CMOS type. Normally, it is used as an output of key return timing signal of key matrix. It is accessed by IO output instruction designating [C_N = 6 or 7] at operand part. (ϕ L46 or ϕ L47). Further, by the execution of IO input instruction designating [C_N = 6 or 7] to operand part, content of the presently outputted data is read into the memory. (ϕ K46, ϕ K47).



(Note) During the back up mode, T0 $^{\circ}$ T6 output is automatically fixed at 'L' level, but the content of port remains to be former data.

 Υ1
 Υ2
 Υ4
 Υ8

 φL46
 T0
 T1
 T2
 T3

ф147

 Y1
 Y2
 Y4
 Y8


 T4
 T5
 T6
 *

don't care

3. MUTE Port (φKL40)

This is 1 bit CMOS type exclusive output port for muting control use. Normally, it is accessed by IO output instruction designating $C_{\rm N}=0$ at operand part. (ϕ L40) Further, by the execution of IO input instruction designating [$C_{\rm N}=0$] at operand part, content of presently outputted data is read into data memory. (ϕ K40).

- (Note) When INH input has changed to 'H'↔ 'L' level, content of MUTE port is automatically set at '1'. In this case, '0' data setting by program cannot be applied to the content of MUTE port until the changed INH input data is read into INH input latch by program (INH STB bit set of φL45). Especially at power on time, be sure to make access of MUTE port after setting '1' at INH STB bit by program.
- (Note) During the back up mode, MUTE output is automatically fixed at 'L' level, but content of port is set at '1' by the change of $\overline{\text{INH}}$ input.



REGISTER PORT


G-register and data register stated in the explanation of CPU are also treated as one of internal ports.

1. G-register (\psi L44)

This is a register to make addressing of low address (D $_{\rm R}$ = 4H $^{\circ}$ 7H) of data memory during the execution of MVGD instruction and MVGS instruction. This register is accessed by IO output instruction designating [$C_{\rm N}$ = 4] at the operand part.

(Note) Content of this register is effective only during the execution of MVGD instruction and MVGS instruction, and gives no effect during the execution of other instructions.

T-49-19-57



is designated


-	#2	#1	#0	D_{R}
	1	0	0	4H
	1	0	1	5н
I	1	1	0	6Н
	1	1	1	7H

(Note) It is possible to indirectly designate all low addresses of data memory by setting data OH $^{\circ}$ 7H on G-register. (D_R = OH $^{\circ}$ 7H)

2. Data Register (ϕ K54 \sim ϕ K57)

This is a 16 bit register on which the data of program memory is loaded during the execution of DAL instruction. Content of this register is read into the data memory in 4 bit unit by the execution of key input instruction designating [$C_N = 4 \sim 7$] at the operand part.

This register can be used for the decoding of LCD segment, or for the taking of band edge data of radio and of coefficient data during binary to BCD conversion.




KEY INPUT

Exclusive 4 bit key input terminal for key matrix inputting is provided. Four terminals contain pulldown resistance.

1. Key input Port (\$\psi K52)

In this exclusive key input port of 4 bit, the data of key input terminal is read into the data memory by the execution of key input instruction designating $[C_N=2]$ at operand part.



	_Y1	Y2	Y4	Y8
фК45			KO	KEY
•			NO.	ON

Key status bit




2. Key Status Bit (\$\psi K45)

Key status bit (KO KEY ON) is provided for the purpose of knowing the outline of the present key input status. Content of these bits is read into data memory by the execution of IO input instruction designating [$C_N = 5$] at operant part.

- KO bit Status of KO input terminal is outputted. (Same data as KO bit of key input port).
- KEY ON bit Logical OR of four input data of KO $^{\circ}$ K3 terminals is outputted. This can be used for judging existence of key input.

INTERNAL CONTROL PORT

Internal control port is used for reading into data memory the inside condition of device which must be known in the execution of program, or for resetting the inside condition of device.




INH Input Port (φK44) κ

This is an input port having latch mode for inputting the data of $\overline{\text{INH}}$ input terminal. Content of this port is read into the data memory by executing IO input instruction in which $[\text{C}_N=4]$ is designated at operand part. Data '1' and '0' represent radio"ON"mode and radio"OFF"mode, respectively.

This input port has input latch, and by the execution of IO output instruction designating [C_N = 5] at operand part, the status of $\overline{\text{INH}}$ terminal is taken into the port every time data '1' is set in $\overline{\text{INH}}$ STB bit.

T-49-19-57




2. 2 Hz Timer F/F (φK45)

2 Hz timer F/F is reset by 2 Hz (500 mS) signal. By the execution of IO output instruction designating [C_N = 5] at operand part, this timer is reset by setting data '1' at 2 Hz F/F RESET bit. This FF output is read into the data memory by the execution of IO input instruction designating [C_N = 5] at operand part.

As timer F/F is automatically set every $500 \mathrm{mS}$, it is usually used for counting of watch.

Since timer F/F is reset only with 2 Hz F/F RESET bit, count error takes place unless data '1' is set at 2 Hz F/F RESET bit within 500 mS cycle, and correct times is not obtainable.

(Note) Condition of timer F/F output becomes uncertain at power on time or after the execution of CKSTP instruction.




3. 10 Hz Interval Pulse (φK45)

10 Hz interval pulse is outputted to 10 Hz bit with 100 mS period duty 50% pulse. This is read into the data memory by the execution of IO input instruction designating [C $_{\rm N}$ = 5] at operand part. This output has no flip flop and can be used for counting muting time.

T-49-19-57

TC9302AF



4. Other Control Bit (\$\psi L45)

· Clock reset bit

Each time data '1' is set in this bit, clock of below 50 Hz is reset. (10 Hz interval pulse is also reset). This bit is used for adjusting time of clock. Accuracy of clock at this time is $^{+0.002}_{-0}$ second.

KEY RESET bit

When data '1' is set in this bit, KEY ON signal to break WAIT mode is reset. This is effective when executing WAIT instruction immediately after key inputting. Beside the above, it is necessary to set data '1' at TNH STB bit and 2 Hz F/F reset bit before executing WAIT instruction. This is for resetting each condition to break WAIT mode.

The above bit is also accessed by IO output instruction in which $[C_N = 5]$ is designated at operand part.

T Port (φL57)

This is an internal port for testing function of device. It is accessed by KEY output instruction designating $[C_N=7]$ at operand part. Never fail to set data '0' in ordinary program.

A/D CONVERTER


The TC9302AF has built-in 4 bit A/D converter of successive comparison system by program. As analog input terminal I/O port 3 (P2-1, P3-2) terminal is used. Transfer control of these terminals can be made with program.

This A/D converter can be used for measuring electric field intensity or judging stop level during auto tuning by inputting signal meter output. Further, A/D IN (P3-2) terminal can also be used as one bit input port which can freely set threshold level with program.

Operation of A/D converter and analog input transfer control of I/O port 3 are carried out with A/D ON bit of PORT-3 I/O CONTR internal port. (Refer to Input output port Item 1).

T-49-19-57

When data '1' is set at A/D ON bit, P3-1 is transferred to reference voltage input and P3-2 is transferred to analog voltage input, and A/D converter operates. At this time, 4 bit data of output side latch (PL42) of I/O port 3 becomes bit control data of A/D converter. Bit control data of present A/C converter can be read from input port (ϕ K42) I/O port 3.



Construction of A/D converter

Construction of A/D converter is indicated above. A/D converter produces 16 kinds of comparison voltage obtained by dividing reference voltage (V_{REF}) from bit control data value of 4 bit by means of R-2R type resistance ladder network system. This comparison voltage and analog voltage are inputted to comparator and compared. Result of comparison is outputted to A/D OUT port (ϕ K43). The data of this port is read into the data memory by the execution of IO input instruction designating [C_N = 3] at operand part.

The following data is outputted to A/D OUT port:

Data '1' \dots When analog voltage > comparison voltage

Data '0' ... When analog voltage < comparison voltage

Value of comparison voltage is calculated by the following formula.

Comparison voltage = $V_{REF} \times \frac{N}{16}$ (Note) N value is bit control

4E > W > 4

data value (Decimal number)




(Note) During A/D converter operating time (when setting data '1' at A/D ON bit), P3-1, P3-2 I/O control bits of PORT-3 I/O control port are automatically reset at '0'.

(Note) After system resetting, A/D ON bit is reset at '0'.

SERIAL INTERFACE

This is exclusive serial I/O for strongly controlling external PLL LSI and peripheral option IC group. Serial I/O terminals are four terminals of SO, SI, CK, STB. Data transfer is conducted by connecting these terminals and external devices with four serial bus lines. Extension of function can easily be made by freely connecting peripheral optional ICs on this bus line, depending upon the system. External devices comprises abundant items including PLL LSI, I/O port extending IC, and static indicating driver.

Serial transfer is conducted by the execution of SIO instruction, and transfer of all data is completed during the execution time of this instruction (88.8 μ S). In this way, port having each external device can simply be treated like the port treated by the execution of other input and output instructions. Further, two kinds of serial transfer format can be selected by program.



1. Chip Select

As shown above, many external devices can be freely connected with serial bus line. Hence, when conducting serial transfer, first of all it is necessary to select the device of opposite transfer party. Address of opposite party expressed with 4 bit data called chip select code is assigned to each of external device on serial bus line. By assigning this chip select code, data transfer is carried out with the external device corresponding to that code number.

Chip select port (ϕ L67) is an internal port for designating this chip select code, and is accessed by SIO output instruction designating [C_N = 7] at operand part. Maximum 16 kinds of external device can be selected by 4 bit code. (In actual case, some device has more than two chip select code numbers. Example: TC9171P ... 2, TC9189F ... 3)

T-49-19-57

Chip select code of serial transfer end device

1	#3	#2	#1	#0	/	Products Name:	Functions		
	0	0	0	. 0	0				
	0	0	0	1	1	TC9171P/82P	PLL *		
	0	0	1	0	2	TC9172P			
	0	0	1	1	3	TC9173P	I/O port extension use		
	0	1	0	0	4	TC9174P	Output port extension use		
	0	1	0	0	5	TC9175N	FL static indication driver		
	0	1	1	0	6				
	0	1	1	1	7	TC9180N	General purpose sta-		
	1	0	0	0	8		tic indication driver (LED/LC)		
	1	Ó	0	1	9	TC9189F	Dynamic indication		
Ī	1	0.	1	0	A	TC9190N	driver *		
Ī	1	0	1	1	В	TC9191P	(LCD/LED)		
ľ	1	.1	0	0	С		, ,		
٠									

(Note) Chip select code No. of * marked products is same in all cases.

- (Note) When executing SIO instruction, firstly designate chip select code of the opposite party device by SIO output instruction. Chip select code number once set maintains that code unless designated otherwise, and so, select code need not be designated at each execution of SIO instruction.
- (Note) It is impossible to simultaneously connect the devices of same chip select code on the serial bus line.
- (Note) After the designation of chip select code number, data is outputted to the port of external device corresponding to the code number designated at operand part, by the execution of SIO output instruction.

 Then, by the execution of SIO input instruction, content of external device port is read into the data memory.
- (Note) It is prohibited to program SIO input instruction for the instruction to be executed next to SIO output instruction. When programming SIO input instruction after SIO output instruction, insert a instruction, for example NOOP instruction, between them.

2. Serial Transfer Format

Two kinds of serial transfer format can be selected depending upon the content of SIO NCD port. This internal port is accessed by KEY output instruction designating [C_N = 3] at operand part. By the execution of KEY input instruction, content of this port is read into data memory.

When data '0' is set at SIO NCD port, serial transfer type of $\overline{\text{NCD}}$ mode is realized. In the case of $\overline{\text{NCD}}$ mode, code No. of the port designated at the operand part of SIO instruction is serial transferred together with the data. When data '1' is set, NCD mode is realized. In NCD mode, code No. is not transferred and data alone is sent and received. (C_N value of operand part of SIO instruction becomes (don't care)).

(Note) Serial transfer with the previously denoted external device is all conducted with NCD mode.

V1 Y2 Y4 Y8

SIO * * * *


don't care

Designation of serial transfer type

(Note) In the serial transfer during NCD mode, designation of chip select code is meaningless. That is to say, transferring address cannot be selected.

3. Serial Input and Output Timing Chart

• NCD mode output timing




In the above indicated timing, code No. (C1 $^{\circ}$ C8 : 4 bit) of the destination device port and data (Y1 $^{\circ}$ Y8 : 4 bit) are serially outputted from LSB by the trailing of CK signal.

一大 一大 一大 一大 一大 一大


(Note) During the execution of SIO output instruction (NCD mode), C8 bit of Code No. is fixed '1' continually.

· NCD mode output timing



Serial output of NCD mode becomes 4 bit data alone. STB output is continually fixed at 'L' level.

NCD mode input timing




In the above timing, when Code No. (C1 $^{\circ}$ C8 : 4 bit) of input port of destination device is outputted from S0 terminal, content of that input port (Y1 $^{\circ}$ Y8 : 4 bit) is serially inputted from LSB to SI terminal. S0 data is outputted with trailing of CK signal, while SI data is inputted with trailing of the same signal.

(Note) During the execution of SIO input instruction ($\overline{\text{NCD}}$ mode), C8 bit of Code No.is fixed '0' at all times.

T-49-19-57

TC9302AF


NCD mode input timing





During serial inputting of NCD mode, STB output and SO output are always fixed at L level. SI data is inputted by the trailing of CK signal.

4. Serial Timing Pulse Width

Pulse width of each timing signal is shown below.







the state of the s


T-49-19-57

APPLICATION TO EVALUATOR CHIP

When 'H' level is supplied to TEST terminal (Test mode), device operates as evaluator chip, and function evaluation of developing program can be made by utilizing external simulation board and EPROM. In the test mode, the device operates by the program written in EPROM, irrespective of the content of program memory in the device. At this time, key timing output port (TO \sim T6) is transferred to the controlling input and output terminal of simulation board, actual TO \sim T6 port output is outputted from the simulation board side.

For the system reset in test mode, INT input is employed.

Below is shown connection diagram of the device and simmulation board when the unit is used as evaluator chip.



- (Note) Select the device TC9302AF by a dip switch on the simulation board.
- (Note) Inpress $5V \pm 10\%$ voltage on the device and simulation board even during back-up mode. In the test mode, it is impossible to reduce the supply voltage of the device to 2V.
- (Note) In the case of back-up mode (execution of CKSTP instruction), operating monitor LED on the simulation board turns off.
- (Note) Each terminal of the device other than that indicated above can be used