查询TC9329AFAG供应商 **TOSHIBA**

捷多邦,专业PCB打样工厂,24小时加急出货 TC9329AFAG/AFCG

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC9329AFAG, TC9329AFCG

Portable Audio DTS Controller (DTS-21)

The TC9329AFAG/AFCG is a single-chip DTS microcontroller for portable audio incorporating a 230-MHz prescaler, PLL, and LCD driver. In addition to a 20-bit IF counter, 6-bit A/D converter, serial interface, and buzzer function, the device supports an interrupt function, 8-bit timer/counter, and 8-bit pulse counter. The LCD driver features built-in 1/4 duty, 1/2 bias and a 3-V voltage boosting circuit, implementing stable LCD. The power supply voltage ranges from 0.9 to 1.8 V. Because of its low current consumption (CPU: 80 μ A (max)), the device is suitable for use in digital tuning systems in portable equipment such as headphone stereos.

Features


- CMOS DTS microcontroller LSI with built-in 230 MHz prescaler, PLL, and LCD driver
- Operating voltage: V_{DD} = 0.9~1.8 V (typ.: 1.5 V)
- Current dissipation:
 - CPU in operation: $IDD = 40 \mu A typ$.
 - PLL in operation: IDD = 6 mA typ. (VHF mode)
- Operating temperature range: Ta = -10~60°C
- Program memory (ROM): 16 bits × 4096 steps
- Data memory (RAM): 4 bits × 256 words
- Instruction execution time: With crystal oscillator: 40 µs
 - With CR oscillator: 6 µs (at 1 MHz, VDD = 1.1~1.8 V)
- Crystal oscillator frequency: 75 kHz
- Stack level: 8
- General-purpose IF counter: 20 bit (CMOS input supported)
- A/D converter: 6 bits × 4-channels
- LCD driver: 1/4 duty, 1/2 bias, 72 segments (max)
- I/O port: CMOS I/O ports: 12
 - N-channel open drain I/O ports: 16 (max)
 - Output-only port: 1 Input-only ports: 3 (max)
- Timer/counter: 8 bits (as timer clock: INTR1/INTR2; instruction cycle: 1 kHz selectable)
- Pulse counter: 8-bit up/down counter (input via INTR2 pin)

Buzzer: 8 settings, 0.625~3 kHz; 4 built-in modes consisting of continuous, single-shot, 10 Hz intermittent, or 10 Hz intermittent at 1 Hz intervals.

- Interrupts: 2 external, 2 internal (serial interface, 8-bit timer)
- Package: QFP-64 (0.5-mm/0.65-mm pitch, 1.4-mm thickness)

Note: Handle with care to prevent devices from deteriorating due to electrostatic discharge.







Weight LQFP64-P-1010-0.50E : 0.32 g (typ.) TQFP64-P-1010-0.50C : 0.26 g (typ.)

<u>TOSHIBA</u>

Pin Assignment (top view)





TC9329AFAG/AFCG

Description of Pin Function

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
1	COM1/OT1	-	Outputs common signals to LCD panels. Through a matrix with pins S1 to S18, a maximum of 72 segments can be displayed.	
2	COM2/OT2		Three levels, V_{LCD} , VEE (1/2 V_{LCD}), and GND, are output at 62.5 Hz every 2	
3	СОМ3/ОТ3	LCD common output/Output port	ms. V_{EE} is output after system reset and CLOCK STOP are released, and a common signal is output after the DISP	
4	COM4/OT4		OFF bit is set to "0". These pins can be programmed as output ports (Note 1).	
5~14	S1/OT5~ S10/OT14	LCD segment output/Output port	Segment signal output terminals for LCD panel. Together with COM1 to COM4, a matrix is formed that can display a maximum of 72 segments. V _{EE} is output after system reset and CLOCK STOP are released, and a common signal is output after the DISP OFF bit is set to "0".	
			All pins from S1 to S10 can be programmed as output ports (Note 1), and all pins from S11 to S18 as I/O ports, in units of pins.	n -
	P8-0/S13~		When the pins function as output ports, V_{LCD} pin potential and GND potential are output to them. When the pins function as I/O ports, drain output is N-ch open. Because power is supplied from V_{LCD} for the I/O ports, up to V_{LCD} voltage (3 V) can be applied.	
15~22	P9-3/S18		An instruction increments the data ports (OT1 to OT14) by 1 every time data are accessed. Therefore the ports can be used for external memory address signals, facilitating data access. Note: After system reset, the output port pins are set to LCD output,	Input instruction
23~26	P1-0~P1-3	I/O port 1	the I/O port pins to I/O port input. The input and output of these 4-bit I/O ports can be programmed in 1-bit units. These pins can be programmed to be pulled up or down. Thus, they can be used as key input pins. By altering the input of I/O ports set to input, the CLOCK STOP mode or the WAIT mode can be released, and the MUTE bit of the MUTE pin can be set to "1".	VDD VDD VDD VDD RIN1 RIN1 VDD VDD VDD VDD

Note 1: When the LCD pin is set as an output port, the "H" level output is the doubled voltage V_{LCD} . Therefore disconnect the voltage boosting capacitor and connect the V_{LCD} pin to the V_{DD} pin.

4

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
50~52	P2-0~P2-2	I/O port 2	The input and output of these 4-bit I/O ports can be programmed in 1-bit units. The P2-3 pin is also used as a PLL prescaler PSC signal output pin. A PLL can be configured using an external prescaler. In such a case, set the pin to	
53	P2-3/PSC	/Prescaler /PSC output	i/O port output.	Input instruction
			4-bit I/O ports, allowing input and output to be programmed in 1-bit units. The I/O ports are N-ch open drain.	
			Up to 3.6 V can be input. Even at low voltage, N-ch high output current (2 mA typ.) can be obtained.	
			These pins also function as serial interface circuit (SIO) input/output pins.	
	P3-0	I/O port 3	There are two types of serial interface circuit: SIO1 allows 4 or 8-bit input/output and SIO2 allows 26-bit serial data input. SIO1 inputs data of SI	
	P3-1/SI	/Serial data input	pin serially with the edge of the clock of SCK pin, and outputs it to SO pin.	instruction (P3-0)
42~45	2~45 P3-2/SO /Seri	/Serial data output	Internal (SCK = 37.5 kHz), external, or rising/falling shift can be selected as the clock (SCK) for serial operation. The SO pin can be switched to serial input (SI), facilitating LSI control and communication between controllers.	
	P3-3/SCK	/Serial clock I/O	Setting "1" in the SIO2 bit sets the SCK pin to the SIO2 clock input and the SI/SO pin to SIO2 data input. A synchronization circuit is built-in for SIO2.	
			When SIO interrupts are enabled, an interrupt is generated after SIO execution or by SIO2 operating clock input and the program jumps to address 4.	Input instruction + SIQon
			All SIO inputs use built-in Schmitt circuits. SIO and all controls are programmable.	(P3-1~P3-3)
		I/O port 4	4-bit I/O ports, allowing input and output to be programmed in 1-bit units.	V _{DD}
28	P4-0/BUZR	/Buzzer output	The P4-0 pin is also used for buzzer output.	
			The buzzer output can select 8 kinds of 0.625 to 3-kHz frequencies with 4	
29~31	P4-1~P4-3	I/O port 4	modes: continuous output, single-shot output, 10 Hz intermittent output, and 10 Hz intermittent at 1 Hz intervals output.	Input
			SIO, buzzer, and all associated controls can be programmed.	

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
46~49	P5-0/AD _{in1} ~ P5-3/AD _{in4}	I/O port 5 /AD analog voltage input	4-bit I/O ports, allowing input and output to be programmed in 1-bit units. Pins P5-0 to P5-3 can also be used for analog input to the built-in 6 bit, 4-channel AD converter. The conversion time of the built-in AD converter using the successive comparison method is 280 μ s. The necessary pin can be programmed to AD analog input in 1-bit units. Up to the doubled voltage V _{DB} (V _{DD} × 2) can be input as the AD input voltage. I/O ports are N-ch open drain output. Up to the V _{DB} voltage can be applied to the AD input pins. The AD converter and all associated controls are performed via sortware.	Input instruction
32	MUTE	Muting output port	 1-bit output port, normally used for muting control signal output. This pin can set the internal MUTE bit to "1" according to change in the input of I/O port 1 and HOLD. The MUTE bit output logic can be changed. The internal CR oscillator clock can be output depending on the contents of the test port. 	
33	TEST	Test mode control input	Input pin used for controlling TEST mode. "H" (high) level indicates TEST mode, while "L" (low) indicates normal operation. The pin is normally used at low level or in NC (no connection) state. (A pull-down resistor is built in.)	

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
34 /	Symbol HOLD /INTR2 /PCTRin	Pin Name Hold mode control input /External interrupt input /Plus count input	Function and Operation Input pin for request/release hold mode. Normally, this pin is used to input radio mode selection signals or battery detection signals. Hold mode includes CLOCK STOP mode (stops crystal oscillation) and WAIT mode (halts CPU). Setting is implemented with the CKSTP instruction or the WAIT instruction. To request Clock Stop mode, either L-level detection on the HOLD pin or forced execution can be programmed. The mode is released by H-level detection on the HOLD pin or forced execution stops the clock generator and the CPU, resulting in entry to memory backup state. In memory backup state, current dissipation becomes low (1 μA or less) and the display output/CMOS output ports automatically become L level and N-ch open drain output is set toOff. Regardless of this input state, Wait mode is executed in order to lower power dissipation. Either operation of the crystal oscillator only or CPU suspension can be programmed. For operation of the crystal oscillator only, all displays are at L level and other pins are in hold state. For CPU suspension, the CPU stops and all others retain their states. Wait mode is released by changing HOLD input. The P34 pin is also used for external interrupt input. When interrupts are enabled and a 13.3 to 26.7-μA pulse or longer is input to the pin, interrupt INTR1/2 is generated and the program jumps to address 1/2. Input logic or rising/falling edge can be selected for each input interrupt. The internal 8-bit timer clock input can be selected as input to the pins. When the count value reaches the specified value, an interrupt is generated (address 4).	Remarks

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
35 36	IFin1/INTR1 IFin2/IN2	IF signal 1 input /External interrupt input IF signal 2 input /Input port	 IF signal input pin for the IF counter to count the IF signals of the FM and AM bands and to detect the automatic stop position. The input frequency is between 0.3 to 12 MHz. A built-in input amp. and C coupling allow operation at low-level input. The IF counter is a 20-bit counter with optional gate times of 1, 4, 16 and 64 ms. 20 bits of data can be readily stored in memory. In Manual mode, gate On/Off or CR oscillator clock frequency count can be performed using an instruction. The input pin can be programmed for use as an input port (IN port). In this case, the pins are CMOS input. They can count input clocks using the IF counter. IFin1 also functions as an external interrupt input pin. When interrupts are enabled and a 13.3 to 26.7 μA pulse or longer is input to IFin1, an interrupt is generated and the program jumps to address 1. Input logic or rising/falling edge can be selected for the input interrupt. The internal 8-bit timer clock input can be selected as input to the pin. When the count value reaches the specified value, an interrupt is generated (address 4). Note: When a pin is set to IF input, the input is at high impedance in PLL Off mode or if the pins are not used for input. 	Rfin2 VDD F
27, 39	V _{DD}	Power-supply pins	Pins to which power is applied. Normally, $V_{DD} = 0.9 \sim 1.8$ V is applied. In backup state (at execution of the CKSTP instruction), current dissipation drops (1 μ A or less) and the power supply voltage can be reduced to 0.75	
37, 57	GND		V. Note: To operate the power on reset, the power supply should start up in 10~100 ms.	GND

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
38	OSCin	local oscillation signal input	For FM input, mode can be switched between 1/2 + Pulse Swallow VHF and FM mode. For AM input, mode can be switched between Pulse Swallow (HF) and Direct Dividing (LF) mode. Normally, local oscillation output (Voltage-Controlled Oscillator: VCO output) of 80 to 230 MHz is input in VHF mode; 60 to 130 MHz in FM mode; 1 to 30 MHz in HF mode; 0.5 to 8 MHz in LF mode. A PLL can be configured using an external prescaler. In such a case, set the pin to LF, and connect the prescaler divider output to the OSCin input pin and the PSC input to the P2-3 (PSC) output pin. With an input amp incorporated, capacitive-coupling, small-amplitude operation is supported. Note: The input is at high impedance in PLL Off mode.	
40	DO/OT	Phase comparator output/output port	 PLL phase comparator output pins. Tristate output. When the program counter divider output is higher than the reference frequency, H level is output; when lower, L level; and when they match, high impedance. For the phase comparator power supply, a 1.5-V constant voltage supply (V_{reg} pin) is used. Even if the power supply voltage drops, a stable PLL can be configured. The DO/OT pin can be programmed to high impedance or as an output port (OT). Note: For tristate output, the H-level output uses a constant voltage supply. When H-level output current is required, Toshiba recommend using an external power supply. 	Vreg
41	V _{reg}	Phase comparator constant voltage supply	Phase comparator constant voltage supply. When the phase comparator output is tristate output, a constant voltage supply of 1.5 V (typ.) is output to the pin. For this output, connect a stabilizing capacitor (0.47 μ F typ.). Constant voltage On/Off can be programmed. Because half the voltage potential can be switched to AD converter A/D input, it can be used to detect how much battery remains. At PLL operation, the constant voltage is used for H level phase comparator output. Thus, when H level output current is required, Toshiba recommend using an external power supply. Externally apply 1.8 to 3.6 V to the pin.	Vreg
54	RESET	Reset input	Input pin for system reset signals. RESET takes place at low level; at high level, the program starts from address "0".	0

<u>TOSHIBA</u>

TC9329AFAG/AFCG

Pin No.	Symbol	Pin Name	Function and Operation	Remarks
55	хоит		Crystal oscillator pins. A reference 75 kHz crystal resonator is connected to the XIN and XOUT pins. The oscillator stops oscillating during CKSTP instruction execution.	
56	XIN	Crystal oscillator pin	The VXT pin is the power supply for the crystal oscillator. A stabilizing capacitor $(0.47 \ \mu\text{F typ.})$ is connected. Usually, the clock of a crystal oscillator is used for the clock for peripheral equipment. Through programming, the built-in VCO can be changed to CPU and CPU only operation can be accelerated.	
58	V _{DB}		Voltage doubler boosting output pins. The V _{DB} pin doubles the V _{DD} pin	
59	C ₁		voltage using the voltage doubler boosting capacitor between C_1 and C_2 . The doubled voltage is used for the AD	
60	C ₂		converter and constant voltage circuit (V_{reg} , V_{EE}) power supply.	
61	V _{EE}	Voltage doubler boosting output	The V_{EE} pin supplies a constant voltage of 1.5 V from the V_{DB} voltage. The voltage is doubled (to 3 V) using the voltage doubler boosting capacitor	
62	C ₃	pins	between C_3 and C_4 . The doubled voltage is then supplied to the V_{LCD}	\bigcirc
63	3 C ₄		pin. The V _{EE} potential and the V _{LCD} potential are used to drive the LCD.	
64	VLCD		Connect a stabilizing capacitor between the V_{DB} pin and GND (0.1 μ F, 10 μ F typ.), and between the V_{LCD} pin and GND (0.1 μ F typ.). Connect a voltage doubler boosting capacitor (0.1 μ F typ.) between C ₁ and C ₂ , and between C ₃ and C ₄ . (Note)	

Note: When the LCD pin is set as an output port, the "H" level output is the doubled voltage V_{LCD} . Therefore disconnect the voltage boosting capacitor and connect the V_{LCD} pin to the V_{DD} pin.

Description of Operations

O CPU

The CPU consists of a program counter, a stack register, an ALU, a program memory, a data memory, a G-register, a data register, a DAL address register, a carry F/F, a judgment circuit, and an interruption circuit.

1. Program Counter (PC)

The program counter consists of a 14-bit binary up-counter and addresses the program memory (ROM). The counter is cleared when the system is reset and the programs start from the 0 address.

Under normal conditions, the counter is increased in increments of one whenever an instruction is executed, but the address specified in the instruction operand is loaded when a JUMP instruction or CALL instruction is executed.

Also, when an instruction that is equipped with the skip function (AIS, SLTI, TMT, RNS instructions, etc.) is executed, and the result of this includes a skip condition, the program counter is increased in increments of two and the subsequent instruction is skipped. Furthermore, if interruption is received, the vector address corresponding to each interruption is loaded.

Note: Addresses 0000H-0FFFH are reserved for the program memory. For this reason, access to addresses outside this range is prohibited.

Instruction					Cor	ntens of	Progra	am Cou	nter (P	C)				
Instruction	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
JUMP ADDR1		← Operand of instruction (ADDR1) →												
JUMP ADDR2	0	0 0 0 Operand of instruction (ADDR2)												
Power on reset RESET by reset pin	0	0	0	0	0	←		perand ction (A		\rightarrow	← ^{Co}	ntents o regist	of gene er (r)	$^{\rm ral} \rightarrow$
DAL (DA) (DAL bit = 1)	←					DAL a	ddress	register	(DA)					\longrightarrow
RN, RNS, RNI	←					Conte	nts of s	tack ree	gister					\longrightarrow
At the time of an interruption reception	←	← Vector address of each interruption →												
Power on reset RESET by reset pin	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Priority	Interruption Factor	Vector Address
1	INTR1 pin	0001H
2	INTR2 pin	0002H
3	Serial inter face	0003H
4	Timer counter	0004H

2. Stack Register

A register consisting of 8×14 bits which stores the contents of the program counter +1 (the return address) when a sub-routine call instruction is executed. The contents of the stack register are loaded into the program counter when the return instruction (RN, RNS, RNI instruction) is executed.

There are eight stack levels available and nesting occurs with both levels.

3. ALU

ALU is equipped with binary 4-bit parallel add/subtract functions, logical operation, comparison and multiple bit judgment functions. This CPU is not equipped with an accumulator, and all operations are handled directly within the data memory.


4. Program Memory (ROM)

The program memory consists of 16 bits \times 4096 steps and is used for storing programs. The usable address range consists of 4096 steps between address 0000H \sim 0FFFH.

The program memory is divided into 4096 separate steps and consists of page $0 \sim 3$. The JUMP instruction and CALL instruction can be freely used throughout all 4096 steps.

In case of setting DAL bit (it arranges on I/O map) "0" (DAL ADDR3, (r) command), the program memory address 0000H ~ 03FFH (page 0) are used as data area and setting DAL bit "1" (DAL (DA) command), the program memory address 0000H to 0FFFH (page 0 ~ 3) are used as data area. The 16 bit contents of this can be loaded into the data register by executing the DAL instruction.

Note: An address outside of the program lop must be set when establishing a data area within the program memory.



*1: DAL bit = DAL access area at setting "0"

*2: DAL bit = DAL access area at setting "1"

Note: DAL bit is arranged on I/O map.


<u>TOSHIBA</u>

5. Data Memory (RAM)

The data memory consists of 4 bit \times 256 words and is used for storing data. These 256 words are expressed in row addresses (4 bits) and column addresses (4 bits). 192 words (row address = address 004H \sim 00FH) within the data memory are addressed indirectly by the G-register. Owing to this, it is necessary to specify the row address with the G-register before the data in this area can be processed.

The address $00H \sim 0FH$ within the data memory are known as general registers, and these can be used simply by specifying the relevant column address (4 bit). These sixteen general registers can be used for operations and transfers with the data memory, and may also be used as normal data memories.

- Note: The column address (4 bit) that specifies the general register is the register number of the general register.
- Note: All row address (addresses 0H ~ FH) can be specified indirectly with the G-register.
- Note: The data memory is 256 words and 2 bits of the 6-bit higher ranks of G-register row address are used "0" (00H ~ 0FH address).
- Note: By using LD and ST instructionss, it can be addressed directly in 256 words (row address = 00H ~ 0FH) in a data memory.



6. G-Register (G-REG)

The G-register is a 4 bits register used for addressing the row addresses ($D_R = 4H \sim FH$ addresses) of the data memory's 192 words.

The contents of this register are validated when the MVGD instruction or MVGS instruction are executed, and not affected through the execution of any other instructions. This register is used as one of the ports, and the contents are set when the OUT1 instruction from among the I/O instructions is executed. The 6-bit contents can be directly set by execution of STIG instruction.

 $(\rightarrow$ Refer to the Register Port section.)

7. Data Register (DATA REG)

The data register consists of 1 16 bits and stores 16 bits of optional address data. This register is used as one of the ports, and the contents are loaded into the data memory in units of 4 bits when an IN1 instruction from among the I/O instructions is executed. (Refer to the Register Port section.)

Moreover, this register supports writing from the data memory and is used for evacuation/return processing of the data at the time of interruption.

8. DAL Address Register (DA)

The data register consists of 1×14 bits.

If a DAL instruction is executed when the DAL bit is set to "1", 16 bits of the data of the free addresses in the program memory specified by this DAL address register are loaded. By the setting (DATA) \rightarrow DA bit to "1", the contents of data register (DATA REG) can be transmitted to DAL address register (DA).

This register and a control bit are treated as a port, and are accessed by IN3/OUT3 instruction of an input-and-output instruction. (\rightarrow Refer to section in Register port item)

9. Carry F/F (Ca Flag)

This is set when either Carry or Borrow are issued in the result of calculation instruction execution and is reset if neither of these are issued.

The contents of carry F/F can only be amended through the execution addition, subtraction, CLT, CLTC instructions and are not affected by the execution of any other instruction.

The carry F/F can be accessed by the IN1/OUT1 instruction of an input-and-output instruction. For this reason, an input-and-output command performs the evacuation and the return at the time of interruption between data memories. (\rightarrow Refer to the Register Port section.)

10. Judgment Circuit (J)

This circuit judges the skip conditions when an instruction equipped with the skip function is executed. The program counter is increased in increments of two when the skip conditions are satisfied, and the subsequent instruction is skipped.

There are 15 instructions equipped with a wide variety of skip functions available. (\rightarrow Refer to the items marked with a "*" symbol in the Table Instruction Functions and Operational Instructions)

11. Interruption Circuit

An interruption circuit branches to each vector address by the demand from circumference hardware, and performs each interruption processing. (\rightarrow Refer to the interruption function section.)

<u>TOSHIBA</u>

12. Instruction Set Table

A total of 57 instruction sets are available, and all of these are single-word instructions. These instructions are expressed with 6-bit instruction codes.

High orde	er 2 bit		00		01	10		11
Low order 4 bit		0			1	2		3
0000	0	AI	M, I	TMTR	r, M		SLTI	M, I
0001	1	AIC	M, I	TMFR	r, M		SGEI	M, I
0010	2	SI	M, I	SEQ	r, M		SEQI	M, I
0011	3	SIB	M, I	SNE	r, M		SNEI	M, I
0100	4	ORIM	M, I				TMTN	M, N
0101	5	ANIM	M, I	LD	r 1.4*	JUMP ADDR1	TMT	M, N
0110	6	XORIM	M, I		r, M*	JOIMP ADDR I	TMFN	M, N
0111	7	MVIM	M, I				TMF	M, N
1000	8	AD	r, M				IN1	M, C
1001	9	AC	r, M	CT.	M* -		IN2	M, C
1010	А	SU	r, M	ST	M*, r		IN3	M, C
1011	В	SB	r, M				OUT1	M, C
1100	С	ORR	r, M	CLT	r, M		OUT2	M, C
1101	D	ANDR	r, M	CLTC	r, M		OUT3	M, C
1110	Е	XORR	r, M	MVGD	r, M		DAL	ADDR3, r
							SHRC	М
							RORC	М
							STIG	 *
						CAL ADDR2	SKP, SKP	N
1111	F	MVSR	M1, M2	MVGS	M, r		RN, RNS	
	'	wiver.	1011, 101 <u>2</u>		/GS M, T		WAIT	Р
							CKSTP	
							ХСН	М
							DI, EI, RN	I
							NOOP	

13. Table of Instruction Functions and Operational Instructions

(Description of the symbols used in the table)

-	
Μ	: Data memory address.
Generally	one of the addresses from among addresses 00H to 3FH in the data memory.
M*	: Data memory address (256 words)
One of the	addresses from among addresses 000H to 0FFH in the data memory.
(Effective	only at the time of ST and LD instruction execution)
r	: General register
	One of the addresses from among addresses 00H to 00FH in the data memory.
\mathbf{PC}	: Program Counter (14 bits)
STACK	: Stack register (14 bits)
G	: G-register (6 bits)
DATA	: Data register (16 bits)
Ι	: Immediate data (4 bits)
I*	: Immediate data (6 bits, effective only at the time of STIG instruction execution)
Ν	: Bit position (4 bits)
	: ALL "0"
С	: Port code No. (4 bits)
CN	: Port code No. (4 bits)
RN	: General register No. (4 bits)
ADDR1	: Program memory address (14 bits)
ADDR2	: Program memory address within page 0 to 3 (12 bits)
ADDR3	: High order 6 bits of the program memory address within page 0.
DA	: DAL address register
(14 bits, ef	fective only DAL instruction at the time of DAL bits is set to "1")
Ca	: Carry
$\mathbf{C}\mathbf{Y}$: Carry flag
Р	: Wait condition
b	: Borrow
IN1~IN3	: The ports used during the execution of instructions IN1 to IN3
OUT1~OU	T3 : The ports used during the execution of instructions OUT1 to OUT3
()	: Contents of the register or data memory
[] C	: Contents of the port indicating code No. C (4 bits)
[]	: Contents of the data memory indicating the contents of the register or data memory
[]P	: Contents of the program memory (16 bits)
IC	: Instruction code (6 bits)
*	: Commands equipped with the skip function
\mathbf{DC}	: Data memory column address (4 bits)
DR	: Data memory row address (2 bits)
DR*	: Data memory row address
	(4 bits, effective only at the time of ST and LD instruction execution)
(M) b0~(M) b3: Bits data of the contents of a data memory (1 bit)

Instruc			Skip			Ma	chine Lang	juage (16 k	oits)
-tion Group	Mne	emonic	Function	Function Description	Operation Description	IC (6 bits)	A (2 bits)	B (4 bits)	C (4 bits)
su	AI	M, I		Add immediate data to memory	M ← (M) + I	000000	DR	DC	I
Addition Instructions	AIC	M, I		Add immediate data to memory with carry	M ← (M) + I + ca	000001	DR	DC	I
ition Ins	AD	r, M		Add memory to general register	r ← (r) + (M)	001000	DR	DC	RN
Add	AC	r, M		Add memory to general register with carry	$r \leftarrow (r) + (M) + ca$	001001	DR	DC	RN
su	SI	M, I		Subtract immediate data from memory	M ← (M) – I	000010	DR	DC	I
Subtraction Instructions	SIB	M, I		Subtract immediate data from memory with borrow	M ← (M) – I – b	000011	DR	DC	I
raction	SU	r, M		Subtract memory from general register	r ← (r) – (M)	001010	DR	DC	RN
Subt	SB	r, M		Subtract memory from general register with borrow	r ← (r) – (M) – b	001011	DR	DC	RN
	SLTI	M, I	*	Skip if memory is less than immediate data	Skip if (M) < I	110000	DR	DC	I
	SGEI	M, I	*	Skip if memory is greater than or equal to immediate data	Skip if (M) ≧ I	110001	DR	DC	I
	SEQI	M, I	*	Skip if memory is equal to immediate data	Skip if (M) = I	110010	DR	DC	I
ructions	SNEI	M, I	*	Skip if memory is not equal to immediate data	Skip if (M) ≠ I	110011	DR	DC	I
Comparison Instructions	SEQ	r, M	*	Skip if general register is equal to memory	Skip if (r) = (M)	010010	DR	DC	RN
Compa	SNE	r, M	*	Skip if general register is not equal to memory	Skip if (r) ≠ (M)	010011	DR	DC	RN
	CLT	r, M		Set carry flag if general register is less than memory, or reset if not	$(CY) \leftarrow 1 \text{ if } (r) < (M) \text{ or}$ $(CY) \leftarrow 0 \text{ if } (r) \ge (M)$	011100	DR	DC	RN
	CLTC	r, M		Set carry flag if general register is less than memory with carry or reset if not	$(CY) \leftarrow 1 \text{ if } (r) < (M) + (ca)$ or $(CY) \leftarrow 0 \text{ if } (r) \ge (M) + (Ca)$	011101	DR	DC	RN

TC9329AFAG/AFCG

Instruc			Skip				Ма	chine Lang	uage (16 l	oits)
-tion Group	Mne	monic	Function	Function Description	Operation Description	IC (6 bit	s)	A (2 bits)	B (4 bits)	C (4 bits)
	LD	r, M*		Load memory to general register	r ← (M*)	0101		DR* (4 bits)	DC	RN
	ST	M*, r		Store memory to general register	M* ← (r)	0110		DR* (4 bits)	DC	RN
<i>(</i>)	MVSR	M1, M2		Move memory to memory in same row	(DR, DC1) ← (DR, DC2)	0011 ⁷	11	DR	DC1	DC2
ructions	MVIM	M, I		Move immediate data to memory	M ← I	0001	11	DR	DC	I
Transfer Instructions	MVGD	r, M		Move memory to destination memory referring to G-register and general register	[(G), (r)] ← (M)	0111	10	DR	DC	RN
F	MVGS	M, r		Move source memory referring to G-register and general register to memory (Note)	(M) ← [(G), (r)]	0111 ⁻	11	DR	DC	RN
	STIG	*		Move immediate data to G-register	G ← I*	1111	11	ŀ	*	0010
	IN1	M, C		Input IN1 port data to memory	M ← [IN1] C	11100	00	DR	DC	CN
	OUT1	M, C		Output contents of memory to OUT1 port	[OUT1] C ← (M)	1110	11	DR	DC	CN
Ictions	IN2	M, C		Input IN2 port data to memory	M ← [IN2] C	11100	D1	DR	DC	CN
I/O Instructions	OUT2	M, C		Output contents of memory to OUT2 port	[OUT2] C ← (M)	11110	00	DR	DC	CN
	IN3	M, C		Input IN3 port data to memory	M ← [IN3] C	1110	10	DR	DC	CN
	OUT3	M, C		Output contents of memory to OUT3 port	[OUT3] C ← (M)	11110	01	DR	DC	CN
	ORR	r, M		Logical OR of general register and memory	$r \leftarrow (r) \lor (M)$	00110	00	DR	DC	RN
ctions	ANDR	r, M		Logical AND of general register and memory	$r \leftarrow (r) \land (M)$	00110	01	DR	DC	RN
on Instruc	ORIM	M, I		Logical OR of memory and immediate data	M ← (M) ∨ I	00010	00	DR	DC	I
Logical Poeration Instructions	ANIM	M, I		Logical AND of memory and immediate data	M ← (M) ∧ I	00010	01	DR	DC	I
Logic	XORIM	M, I		Logical exclusive OR of memory and immediate data	M ← (M) ∀ I	0001	10	DR	DC	I
	XORR	r, M		Logical exclusive OR of general register and memory	r ← (r) ∀ (M)	0011 ⁻	10	DR	DC	RN

Note: The execution time for the MVGS instruction is two machine cycles.

TC9329AFAG/AFCG

Instruc			Skin				Мас	chine Lang	uage (16 b	oits)
-tion Group	Mne	monic	Skip Function	Function Description	Operation Description	ا 6 لا		A (2 bits)	B (4 bits)	C (4 bits)
	TMTR r, M		×	Test general register bits by memory bits, then skip if all bits specified are true	Skip if r [N (M)] = all "1"	010	000	DR	DC	RN
	TMFR	r, M	*	Test general register bits by memory bits, then skip if all bits specified are false	Skip if r [N (M)] = all "0"	010	001	DR	DC	RN
struction	тмт	M, N	*	Test memory bits, then skip if all bits specified are true	Skip if M (N) = all "1"	110	101	DR	DC	Ν
Bit Judgement Instruction	TMF	M, N	*	Test memory bits, then not skip if all bits specified are false	Skip if M (N) = all "0"	110	111	DR	DC	Ν
Bit Judç	TMTN	M, N	*	Test memory bits, then not skip if all bits specified are true	Skip if M (N) = not all "1"	110	100	DR	DC	Ν
	TMFN	M, N	*	Test memory bits, then not skip if all bits specified are false	Skip if M (N) = not all "0"	110	110	DR	DC	Ν
	SKP		*	Skip if carry flag is true	Skip if (CY) = 1	111	111	00		0011
	SKPN		*	Skip if carry flag is false	Skip if (CY) = 0	111	111	01		0011
e	CAL	ADDR2		Call subroutine	STACK \leftarrow (PC) + 1 and PC \leftarrow ADDR2	101	1	ADD	R2 (12 bits	5)
SUB = Routne Instructions	RN			Return to main routine	$PC \leftarrow (STACK)$	111	111	10	_	0011
SUB Inst	RNS			Return to main routine and skip unconditionally	$PC \leftarrow (STACK)$ and skip	111	111	11	_	0011
JUMP Instructions	JUMP	ADDR1		Jump to address specified	PC ← ADDR1	10		ADDF	R1 (14 bits)	
_	DI Reset IMF (Note) IM		IMF ← 0	111	111	00	—	0111		
otion	EI			Set IMF (Note)	IMF ← 1	111	111	01	_	0111
Intruption Instruction	RNI			Return to main routine and set IMF (Note)	$PC \leftarrow (STACK)$ IMF $\leftarrow 1$	111	111	11		0111

Note: The IMF bit is an interruption master permission flag and is arranged on I/O map. (\rightarrow Refer to the interruption function section.)

<u>TOSHIBA</u>

TC9329AFAG/AFCG

Instruc		Skip	Function	Operation	Ma	chine Lang	juage (16	oits)
-tion Group	Mnemonic	Function	Description	Description	IC (6 bits)	A (2 bits)	B (4 bits)	C (4 bits)
	SHRC M		Shift memory bits to right direction with carry	$\begin{array}{c} 0 \rightarrow (M) \text{ b3} \rightarrow (M) \text{ b2} \rightarrow \\ (M) \text{ b1} \rightarrow (M) \text{ b0} \rightarrow (CY) \end{array}$	111111	DR	DC	0000
	RORC M		Rotate memory bits to right direction with carry	$ \begin{array}{c} {\longrightarrow} (M) \ b3 \rightarrow (M) \ b2 \rightarrow \\ (M) \ b1 \rightarrow (M) \ b0 \rightarrow \\ (CY) \end{array} $	111111	DR	DC	0001
	ХСН М		Exchange memory bits mutually	$\begin{array}{l} (M) \ b3 \leftrightarrow (M) \ b0, \\ (M) \ b2 \leftrightarrow (M) \ b1 \end{array}$	111111	DR	DC	0110
Other Instructions	DAL ADDR3, r		IF DAL bit = 0 then load program in page 0 to DATA register IF DAL bit = 1 then load program memory referring to DAL address register to DATA register (Note)	DATA ← [ADDR3 + (r)] p in page 0	111110	ADDR3	RN	
0	WAIT P		At P = "0" H, the condition is CPU waiting (soft wait mode)	Wait at condition P	111111	Р		0100
			At $P = "1" H$, expect for clock generator, all function is waiting (hard wait mode)			•		0100
	CKSTP		Clock generator stop	Stop clock generator to MODE condition	111111	_	_	0101
	NOOP		No operation	—	111111	_	—	1111

Note: The four low order bits of the program memory's 10-bit address specified with the DAL instruction are addressed indirectly with the contents of the general registerer.

Note: The excution time for the DALinstruction is two machine cycles.

Note: DALbitsand DAL address register (DA) are arrenged on the I/O map. $(\rightarrow$ Refer to the Register Port section)

Note: When "1" is set to DAL bit and the DAL instruction is executed, all the operand part becomes invalid and the reference addresses are used for the DAL address register.

TC9329AFAG/AFCG

VO Map (IN1 (M, C), IN2 (M, C), IN3 (M, C), OUT1 (M, C), OUT2 (M, C), OUT3 (M, C))

Π		Y8		-3		. ⁻		-3		ę.		ę.				/		ė.		ę.		/	c	þ		DA3		d3		d7		d11		d15
		Υ4	11	-2	t 2	-2	13	-2	t 4	-2	t 5	-2			/	/	t 8	-2	t 9	-2		/	c	0	ress	DA2	ster 1	d2	ster 2	d6	ster 3	d10	ster 4	d14
фКЗ	IN3	Y2	I/O port 1	-1	I/O port 2	-	I/O port 3	Ļ	I/O port 4	÷	I/O port 5	Ļ		/	/		I/O port 8	÷	I/O port 9	Ļ.	/	/	c	>	DAL address	DA1	Data register 1	d1	Data register 2	d5	Data register 3	6p	Data register 4	d13
		۲1		0-		9		9		9		9	/	/				9		9			Į.	UML		DAO		dD		d4		d8		d12
		Υ8		AD3		0			c			SI3	/	SI7		0	c	•		EF4	/	IL4		CT3		CT7				S4				7
		Υ4	а	AD2	а	BUSY			o.	SIO F/F	put data 1	SI2	put data 2	SI6		100 Hz	c	0	sion flag	EF3	atch	IL3	data 1	CT2	data 2	CT6		/	act	S3		/		/
φK2	IN2	Y2	A/D data	AD1	A/D data	AD5		/	Serial interface monitor	COUNT	Serial interface input data 1	SI1	Serial interface input data 2	SI5	Timer	10 Hz		0	Interrupt permission flag	EF2	Interrupt latch	11.2	Timer counter data 1	CT1	Timer counter data 2	CT5	/	/	Data select	S2	/	1	/	ſ
		۲1		ADO		AD4			Serial int	BUSY 0	Ser	SIO	Ser	SI4		2 Hz F/F	Interrupt master flag	IMF	Ē	EF1		IL1	•	CT0		CT4				S1	/		/	
		Y8	c	, ,		F3		F7		F11		F15		F19		5		5		НОГР	t	IN2						,		G3	/	0		7
		Υ4		OVER		F2		F6		F10		F14		F18		/	001		MUTE control	POL I	Input port	(INTR1)		/			c	>	1	G2	2	0		/
φK1	IN1	Y2	IF monitor	MANUAL 0	IF data 1	F1	IF data 2	F5	IF data 3	F9	IF data 4	F13	IF data 5	F17	/	/			MUT	0/1	tion	ENA (II	/	/	/	/	-	, ,	G register 1	G1	G register 2	G5	/	!
		۲1	ι <u>-</u> Ι	BUSY M/		FO		F4		F8		F12		F16	/						Unlock detection	F/F	/		/		CA floor	6 Pillo		GO		G4	/	
		Y8		-3 E		-3		-3		-3		-3			/	/		ę.		ې ۳		POU EINA	ort 1	Pull-up		DA3	ر	d3 d3		d7		d11	/	d15
		Y4		-2		-2		-2		-2		-2			/	/		-2		-2		N	OT Count p		0	DA2 I	1	d2	2	d6	3	d10	4	d14
φL3	OUT3	Y2	I/O port 1	-1	I/O port 2	-1	I/O port 3	۲.	I/O port 4	÷	I/O port 5	-1		/	/		I/O port 8	7	I/O port 9	÷		Split	(DATA) OT		DAL address	DA1 D	Data register 1	d1	Data register 2	d5	Data register 3	o 6p	Data register 4	d13 c
		۲۱		0-		0-		9		.		-	/	/				-		P	PLL	trol				DA0 D		ob ob		d4 (d8		d12 c
		Y8 ,		PD3		STA		NO-OIS		SIO Select		SO3	/	S07	Test port 2	#4				FE4 (Timer)	НОГР	ILR4 off c (Timer)		ID3		ID7 D		cr		SEL8	ata			COM4 c
		Y4 Y	wn	PD2 P		AD SEL2 S	trol 1	SCK -i/O SIC	ttrol 2	8/4bit SIO	t data 1	SO2 S	ut data 2	SO6 S	CKSTP po		-	Ш		FE3 F (SIO) (Ti		ILR3 IL (SIO) (Ti	tection data1	ID2 II	tection data2	ID6 II	ntrol	GT 0		SEL4 SE	oose output d	3/OT COM4/OT	t IO control	сомз со
¢L2	OUT2	Y2 Y	/O port 1 pull-down	K1 PI	A/D control		Serial interface control 1	SCK-INV SCK	Serial interface control 2	SO-1/0 8/4	Serial interface output data 1	SO1 SC	Serial interface output data 2	SO5 SC	OK		Interrupt control		Interrupt permission flag		of latch		Timer counter Interrupt detection data1	ID1 IC	Timer counter Interrupt detection data2	ID5 IC	Timer counter control	CK1 G	Data select	SEL2 SE	Segment data 1/ General purpose output data	COM1/OT COM2/OT COM3/OT	Segment data2/ Segment IO control	com2 co
			0/1			EL0 AD SEL1	Seria		Seria		Serial ir		Serial i		Timer reset	F/F Clock		L1 POL2 R1) (INTR2)		1 FE2 R1) (INTR2)		21 ILR2 R1) (INTR2)	Timer counte	ai oai	Timer counte		Tim				gment data 1/	1/OT COM	Segment d	
		۲1		PD0		9 AD SELO		edde		1 STA		2 SO0	nable	5 SO4		NZ 2 Hz F/F		POL1 (INTR1)		D (INTR1)		ILR1 (INTR1)				L ID4		CK0		sel1	Se			COM1
		Υ8	WL		er 1	P16	er 2	P7	ter 3	D111	ter 4		Programmable counter	P16	1	TR1 IF2/IN2	2	61	ontrol	г ногр	ontrol	M1	ol 1	2 BEN	ol 2	NO POL	*			G3		*		#3
φL1	OUT1	Υ4	Power control	0 PW1	Programmable counter 1	P2	Programmable counter 2	9d	Programmable counter 3	P10	Programmable counter 4	3 P14	select	R2	IF counter control 1	IF1/INTR1	IF counter control 2	AL G0	MUTE control	1 POL	DO2 control	MO	BUZZR output control 1	I BF2	BUZZR output control 2	1 BUZR ON	*		G register 1	G2	G register 2	*	Test port 1	#2
		Υ2		PW0	Prograi	P1	Prograi	P5	Prograi	6d	Prograi	2 P13	Reference select	R1	IF cc	PW	IF c(TP MANIAL		1/0-1	ioK	ET PN	BUZZI) BF1	BUZZI	D BM1	*		,	G1	,	G5		#1
l/O		71	10	=		PO		P4		P8		P12		RO		IF1/2		STA/STP			UNLOCK Detection	RESET		BF0		BM0		5		GO		G4		0#
_	/	Code	¢	0 N M + W W N 0		ת	~	£	٥	ב	Ċ	>	C	د	ц	L	u	-																

21

Refer to next page

2006-03-02

TC9329AFAG/AFCG

	Data Select	S2 S4 S8	
¢KL2D	ž	S1 S2	

		Y8		DA3		DA7		DA11		0		PC3		PC7		0		DEC3	_	INF3	~	INF7		INF11		INF15		OFS3 /CHK3		OFS7 /CHK7	с е	,
∳K3B	IN3	Υ4	DAL address 1	DA2	DAL address 2	DA6	DAL address 3	DA10	DAL address 4	0	Pulse counter data	PC2	Pulse counter data	PC6	Pulse counter data	0	SIO2 decode data	DEC2	SIO2 information data 1	INF2	SIO2 information data 2	INF6	SIO2 information data 3	INF110	SIO2 information data 4	INF14	SIO2 offset/Check data 1	OFS2 /CHK2	SIO2 offset/Check data 2	OFS6 /CHK6	SIO2 offset/Check data 3 OFS9	>
φK	1	Y2	DAL ac	DA1	DAL ac	DA5	DAL ac	DA9	DAL ac	DA13	Pulse col	PC1	Pulse cor	PC5	Pulse cor	0	SIO2 der	DEC1	SIO2 inform	INF1	SIO2 inform	INF5	SIO2 inform	INF9	SIO2 inform	INF13	SIO2 offset/	OFS1 /CHK1	SIO2 offset/	OFS5 /CHK5	SIO2 offset/ OFS9	/CHK9
		۲۱		DAO		DA4		DA8		DA12		PCO		PC4		OVER		DECO		1NF0		INF4		INF8		INF12		OFS0 /CHK0		OFS4 /CHK4	OFS8	/CHK8
		Υ8		DA3		DA7		DA11		*		*				Freq Select		0SC3									*					
¢L3B	OUT3	Υ4	DAL address 1	DA2	DAL address 2	DA6	DAL address 3	DA10	DAL address 4	*	Pulse counter control	*	Pulse counter control	*	OSC control	OSC on	OSC data	OSC2	•				*	,								
φ	OL	Υ2	DAL ad	DA1	DAL ad	DA5	DAL ad	DA9	DAL ad	DA13	Pulse cour	TOd	Pulse cour	OVER RESET	OSC (CPU Select	OSC	OSC1						,			/	a				
		۲1		DAO		DA4		DA8		DA12		NWOD		CTR RESET		lFin		0SC0	SIO2	select				vieg ON	/		0: Offset data	1: Check dat:				
		Υ8		COM4		COM4		COM4		COM4		COM4		COM4		S14		S18		-3		-3		-3								Ī
Ŀ.	12	Υ4	3	COM3	4	COM3	5	COM3	9	COM3	7	COM3	8	COM3	O select	S13	O select	S17	trol 1	-2	trol 2	-2	trol 4	-2								
4L2F	OUT2	Y2	S13	COM2	S14	COM2	S15	COM2	S16	COM2	S17	COM2	S18	COM2	Segment/IO select	S12	Segment/IO select	S16	I/O control 1	-1	I/O control 2	-1	I/O control 4	-1								
		۲1		COM1		COM1		COM1		COM1		COM1		COM1		S11		S15		0-		0-		0-								
		Y8		COM4 /OT4		COM4 /OT8		COM4 /OT12		COM4		COM4		COM4		COM4		COM4		COM4		COM4		COM4		COM4						
¢L2E	OUT2	Υ4	S1/OT1~OT4	COM3 /OT3	S2/OT5~OT8	COM3 /OT7	S3/OT9~OT12	COM3 /0T11	S4/OT13~OT14	COM3	S5	COM3	S6	COM3	S7	COM3	S8	COM3	S9	COM3	S10	COM3	S11	COM3	S12	COM3						
φ	NO	Υ2	S1/OT	COM2 /OT2	S2/01	COM2 /OT6	S3/OT5	COM2 /OT10	S4/OT1:	COM2 /OT14	S	COM2	S	COM2	S	COM2	s	COM2	S	COM2	ŝ	COM2	ŝ	COM2	ŝ	COM2						
		۲۱		COM1 /OT1		COM1 /OT5		COM1 /OT9		COM1 /OT13		COM1		COM1		COM1		COM1		COM1		COM1		COM1		COM1						
0/1	/		_		-			Z		n		4	u		y		-						~			n	c		D		ш	

22

2006-03-02

<u>TOSHIBA</u>

O I/O map

All of the ports within the device are expressed with a matrix of six I/O instructions (OUT 1 \sim 3 instructions and IN 1 \sim 3 instructions) and a 4-bit code number.

The allocation of these ports is shown on the following page in the form of an I/O map. The ports used in the execution of the various I/O instructions on the horizontal axis of the I/O map are allocated to the port code numbers indicated on the vertical axis. The G-register, data register and DAL bits are also used as ports.


The OUT1 ~ 3 instructions are specified as output ports and the IN 1 ~ 3 instructions are specified as input ports.

Note: The ports indicated by the angled lines on the I/O map do not actually exist within the device.

The contents of other ports and data memories are not affected when data is output to a non-existent output port with the execution of the output instruction. The data loaded from data memories when a non-existent input port has been specified with the execution of an input instruction becomes "1".

- Note: The outout ports marked with an asterisk (*) on the I/O map are not used. Data output to these ports assume the don't care status.
- Note: The Y1 contents of the ports expressed in 4 bits correspond to the data memory's low order bits and the Y8 contents correspond to the high order bits.

The ports specified with the six I/O instructions and code No. C are coded in the following manner:



K: Input port (IN1~IN3 instruction)

L: Output port (OUT1~OUT3 instruciton)

(Example) The setting for the G-register is allocated to code "D" and "E" in the OUT1 instruction. The encoded expression at this time becomes " ϕ L1D"and " ϕ L1E".


O Clock Generator

The clock generator generates the standard clock used as the standard of the system clock supplied to a core-based CPU and circumference hardware.

Through the program, it is possible to switch between an external crystal oscillation circuit and the built-in CR oscillation circuit as the CPU operation clock.

1. Crystal Oscillation Circuit

75 kHz crystal resonator is connected to the device's crystal resonator terminal (XN, XOUT) as indicated below. During normal operation, the oscillation signal is supplied to the clock generator, the reference frequency divider and other elements, and generates the various CPU timing signals and reference frequency.



Note: It is necessary to use a crystal resonator with a low CI value and favorable start-up characteristics. Be sure to adjust and set the external resistance and capacitor constant to the crystal resonator actually used.

2. CR VCO

Through the use of the built-in CR VCO, it is possible to raise the CPU processing speed. This will be utilized for high-speed processing in the required system. The OSCon bit controls the ON/OFF operation of the CR oscillation circuit; and if this bit is set to "1", the CR VCO starts operating.

If the setting of the CPU Select bits is "0", the CPU operates on the 75 kHz for the crystal oscillator clock; if the setting is "1", the CPU operates on the CR VCO clock. The oscillation frequency of CR VCO (fCR) is 1 MHz (typ.); and a clock that divides this frequency by 1/2 or 1/4 can be used as the CPU operation clock.

The CR VCO frequency serves as a system that can control the resistance of the CR VCO through the program so that factors, such as power supply voltage and the variations in the built-in capacitor and resistance can be changed. For this reason, it is possible to calculate the CR oscillation frequency using the IF counter.


If used for the CPU clock, the frequency of the CR VCO is changed to the CPU operation clock after the CR VCO resistance is controlled and adjusted to the set-up frequency and the CR oscillation frequency is calculated using the IF counter. Moreover, the frequency changes with the change in power supply voltage from -15% to +10% of the set value, VDD = 1.5 V (i.e., from VDD = 1.1 V to VDD = 1.8 V). If a setting frequency with an accuracy greater than this range is required, be sure always to adjust the CR VCO frequency using the IF counter. The frequency setting range of CR VCO can be freely set up in the range 0.8 to 1.2 MHz.

The resistance of the CR VCO, which has a standard value of 36 k Ω (1 MHz), can be programmed to 16 levels, from 20 k Ω to 50 k Ω (in 2 k Ω steps) and the value set using the data of 3 bits of OSC0-OSC3. The Freq Select bit sets the division value of the CR oscillation frequency. The frequency is fCR/2 if this bit is set to "0", and fCR/4 if the bit is set to "1". When the frequency is set to f_{CR} = 1 MHz, the instruction executing time is compared with the 40 µs for when the crystal oscillator clock is used. The instruction execution time is accelerated to 3/500 kHz = 6 µs for 1/2 division mode, and to 3/250 kHz = 12 µs for 1/4 division mode. Although the processing speed of the CPU is accelerated, other timing functions (such as that for the Timer, etc.) operate on the crystal oscillation frequency.

The Ifin bit is a control bit for changing the CR oscillation frequency clock to the IF counter. If "0" is set, the IF counter starts calculating the IF (etc.); if "1" is set, the CR VCO frequency can be selected as the clock input of the IF counter. To calculate the CR VCO frequency, it is necessary to set the Prescaler IN bit to "1". (\rightarrow Refer to IF counter item.)


Moreover, the CR oscillation frequency clock can be output from the MUTE terminal, and used for external IC clocks and monitoring of the CR oscillation clock monitor. If the Test port 1 (ϕ L1F) is set to "5H", the CR VCO clock outputs from MUTE terminal.

The setup and control of the frequency of the CR VCO is set using an OUT3 instruction for which $[CN = 6 \sim 7H]$ has been specified in the operand



Note: The oscillation frequency is the frequency of a standard product and this frequency varies with the power supply voltage and the product. The frequency range in which settings be made is from 0.8~ 1.2 MHz.


3. Composition of a Clock Generator



O System Reset

The device's system will be reset when the $\overline{\text{RESET}}$ terminal is subject to the "L" level. The program will start from 0 address after about 100 ms of stand-by time have elapsed following system reset.

- Note: The LCD common output and the segment output will be fixed at their "L" level during system reset and during the subsequent stand-by period.
- Note: It is necessary to initialize through the program any of the internal ports shown in the above-mentioned I/O map that were not initialized after system reset. The **r** mark on the I/O map after system reset indicates a port or bit set to "0" after system reset, while the **b** mark indicates a port or bit set to "1". A port or bit with no mark is unfixed..



<Timing of operation >

Note: If there is a possibility that the power supply voltage will drop to 0.9 V or less, set to clock stop mode or activate the reset operation.

O Back-up Mode

By executing the CKSTP instruction or WAIT instruction, three kinds of back-up mode can be activated.


1. Clock Stop Mode

Clock stop mode is a function that suspends system operations and maintains the internal status immediately prior to suspension at a low level of current consumption (under 1 μ A). Crystal oscillations suspended simultaneously and CMOS output ports and output terminals for LCD display purposes are automatically set at "L" level, and N-channel open-drain terminals are set to off status (high impedances) automatically. The supply voltage can be reduced to 0.75 V with clock stop mode.

Suspension is activated at the CKSTP instruction execution address when the CKSTP instruction is executed. The next address is executed after approximately 100 ms of stand-by time when clock stop mode is cancelled.

(1) Clock stop mode setting

There are two types of mode setting for clock stop mode. The required setting is selected with the CKSTP MODE bit. This bit is accessed with the OUT2 instruction for which [CN = 6H] has been specified in the operand.



① MODE-0

Wtih this mode set, the clock stop mode is assumed if the CKSTP instruction is executed when the $\overline{\text{HOLD}}$ terminal is at "L" level. The same operations as the NOOP instruction will be assumed if the CKSTP instruction is executed when the $\overline{\text{HOLD}}$ terminal is at "H" level.

2 MODE-1

With this mode set, the clock stop mode is assumed when the CKSTP instruction is executed regardless of the $\overline{\text{HOLD}}$ terminal level.

- Note: The PLL will assume off status during execution of the CKSTPinstruction.
- Note: Before the execution of the clock stop instruction, be sure to access the HOLD input terminal and I/O port 1 input port and rest the 2 HzF/F. Without execution of this instruction, it may not be possible to enter clock mode even if clock mode is executed.
 - (2) Canceling clock stop mode
 - ① MODE-0


 $\frac{\text{Clock}}{\text{HOLD}}$ stop mode is cancelled when specified in this mode by changing the "H" level of the $\frac{\text{HOLD}}{\text{HOLD}}$ terminal or the input status of the I/O port (P1-0~3) specified in the input port.

2 MODE-1


Clock stop mode is cancelled when specified in this mode by changing the $\overline{\text{HOLD}}$ terminal or the input status of the I/O port (P1-0~3) specified in the input port.

(3) Clock stop mode timing






(The clock stop mode is assumed if the CKSTP instruction is executed when the $\overline{\text{HOLD}}$ input is at "L" level.)



(The clock stop mode is assumed whenever the CKSTP instruction is executed.)

(4) Example of a circuit (example of a MODE-0 circuit)



2. Wait Mode

Wait mode suspends system operations, maintains the internal status immediately prior to suspension and reduces current consumption. There are two types of wait mode: SOFT WAIT mode and HARD WAIT mode. Operations are suspended at the address where the WAIT instruction was executed when the wait mode is activated. The next address is executed immediately after the wait mode is cancelled without entry to stand-by status.

(1) SOFT WAIT mode

Only the CPU operations within the device are suspended on execution of a WAIT instruction in which [P = 0H] has been specified in the operand. The crystal resonator and other elements will continue to operate normally at this time. The SOFT WAIT mode is efficient in reducing current consumption during clock operations when used in programs that include clock functions.

Note: Current consumption will differ in accordance with execution time of CPU operation.

(2) HARD WAIT mode

The operations of all elements, with the exception of the crystal resonator, can be suspended by the execution of a WAIT instruction in which [P = 1H] has been specified in the operand. This enables even greater levels of current consumption reduction than the SOFT WAIT mode. It suspends the CPU operation.


- Note: The output port is maintained during HARD WAIT mode. All LCD display output terminals are fixed at "L" level and the voltage doubler circuit (V_{DB}), LCD voltage regulator ciicuit (V_{EE}) and LCD voltage doubler circuit (V_{LCD}) operate.
- (3) Wait mode setting

The wait status is assumed whenever the WAIT instruction is executed.

Note: The PLL OFF status will be assumed during the wait mode.

- (4) Wait mode cancellation conditions
 - Wait mode is cancelled when the following conditions are satisfied:
 - ① When the input status of the $\overline{\text{HOLD}}$ terminal changes.
 - O When the input status of the I/O port specified in the input port (P1-0~3) changes.
 - ③ When the 2 Hz Timer F/F is set as "1" (only with the SOFT WAIT mode)

3. HOLD Input Port



The $\overline{\text{HOLD}}$ terminal can be used as an input port. This bit loads into the data memory data input using the IN1 instruction for which [CN = 7H] has been specified in the operand. It is necessary to access this port prior to the execution of the CKSTP instruction when clock stop mode or wait mode is set. Note that, without accessing this port it may not be possible to enter clock stop mode even if this instruction is executed.

While HOLD PLL off control bit is set to "1", PLL off mode result if $\overline{\text{HOLD}}$ terminal input goes to "L" level. Therefore setting to PLL off-mode can be done quickly during battery replacement.

The bit is accessed with the OUT3 instruction for which [CN = 9H] has been specified in the operand. PLL off mode becomes active even if all reference ports are "1". (\rightarrow Refer to the reference frequency divider item)

Note: The HOLD input terminal is used as an INTR2 terminal. The same as data is output at the HOLD and INTR2 input ports.

O Interrupt Function

The peripheral hardware that can use the Interrupt function has an INTR1 terminal, INTR2 terminal, Timer counter, and Serial interface.

If this peripheral hardware fulfills the conditions, the interrupt request signal from the peripheral hardware is output, and the interrupt request is issued. On being received, each interrupt branches to a vector address determined by the interrupt factor, and the processing routine for the interrupt begins. Pretreatment and post-processing are necessary in the interrupt routine, before and after the normal Interrupt processing, to restore the same state that was in effect at the time the interrupt occurred. It is necessary to perform shunting and return of the register and indestructible data memory used by ALU to the data memory for Interrupt use. When interrupt processing ends, the program is restored using the Return command for the Interrupt function.

The INTR1 and INTR2 terminals are serve as IFin1 and HOLD terminals.

1. Interrupt Control Circuit

The Interrupt Control Circuit consists of an interrupt permission flag, an interrupt latch, and an interrupt priority circuit block. This control performs setup and control through the OUT2/IN2 instructions.


(1) Interrupt enable flag

The interrupt enable flag has a master permission flag and individual permission flags corresponding to each interrupt factor. An individual enable flag sets the interrupt prohibition/permission according to the interrupt factor. A master enable flag is a flag for prohibiting or permitting all Interrupts. If these enable registers are set to "1", permission takes effect; if they are set to "0", prohibition takes effect.

An individual enable flag is accessed through the OUT2/IN2 instructions for which $[CN \ 8H]$ has been specified in the operand. A master enable flag can perform permission/prohibition by execution of an EI/DI instruction.

Interrupt is prohibited by execution of a DI command, and enabled by execution of an EI command. At this time, interrupt is enabled during execution of the EI command and DI command in the program.

If an interrupt request is received, the master enable flag is reset to "0" and all interrupts are prohibited. On execution of the interrupt return command, the flag is set to "1". A master enable flag is read into the data memory using an IN2 command for which [CN = 7H] has been specified.




(2) Interrupt latch

If an Interrupt request generates, the interrupt latch is set to "1".

If Interrupt is enabled, the CPU will be requested to receive the Interrupt, and the process will branch to the Interrupt routine. If the Interrupt is received at this time, the Interrupt latch is reset by data "0" automatically.

Interrupt latch data can read by the program and the existence or nonexistence of an Interrupt occurrence can be determined on an individual basis. In accordance with the Interrupt request, the Interrupt latch that was set to "1" is reset to "0"; in this way, it is possible to cancel or initialize the Interrupt request.



(3) Interrupt priority circuit block

Interrupt priority circuit is a circuit that determines the order in which Interrupts are processed if Interrupts occur simultaneously or if two or more Interrupts have been permitted. Vector addresses for the interrupt routine are also generated in this block.

Priority	Interrupt Factor	Vector Address
1	INTR1 terminal	0001H
2	INTR2 terminal	0002H
3	Serial interface	0003H
4	Timer counter	0004H

2. Interrupt Reception Processing


The interrupt request is retained until the interrupt is received or the interrupt latch is reset to "0" by system reset operation or by the program. The interrupt reception operation is as shown below.


- ① If the interrupt conditions are fulfilled, each item of peripheral hardware outputs each interrupt request signal and sets the Interrupt latch to "1".
- 2 The Interrupt latch of the interrupt factor received resets to "0" if the interrupt enable flag corresponding to each interrupt factor and the master enable flag are set to "1".
- ③ The interrupt master enable flag resets to "0" and interrupt is prohibited.
- ④ The contents of a stack pointer are made -1.
- (5) The contents of the program counter (PC) are shunted to the stack register. In this case, the contents of the program change to the next address after the point at which the interrupt was received, or the next address after the point at which the interrupt was permitted.
- (6) The contents of the vector address corresponding to the received interrupt are transferred to the program counter.
- \bigcirc The contents of the vector address are executed.

Steps $1 \sim 6$ are executed within one instruction cycle. This instruction cycle is called the "Interrupt Cycle"

Note: The stack pointer is a pointer for which an 8-level stack register is specified.

Interrupt enable period





3. Return Processing from Interrupt Processing Routine

A special command, the RNI instruction, is used to return to the processing state that was in effect before the interrupt was received.

With execution of the RNI instruction, the following processing is executed step-by-step automatically.

- The contents of the address stack, specified by the stack pointer, are returned to the program counter.
- 2 Set the Interrupt Master Enable Flag to "1" to activate the enable state.
- 3 +1 is applied to the contents to the stack pointer.

The above-mentioned RNI instruction processing is performed in one instruction cycle.

4. Interrupt Processing Routine

The interruption is received regardless of the program being run when the interrupt request is issued if this is the program area where the interrupt is enabled. Therefore, to restore the base program after the interrupt processing is completed, it is necessary to return to the state in which interrupt processing was not being performed. For this reason, it is necessary to perform the shunting and return operations within the interrupt processing routine, at least for those items such as the register and data memory that can be operated within the interrupt processing routine.

(1) Shunting processing

In the execution of the shunting processing, it is essential that a carry flag be shunted. If interruption is received during the execution of arithmetic or similar operations, the contents of the carry flag (CY), etc., will change, resulting in the program making incorrect decisions. For this reason, the contents of the carry flag are shunted in the data memory once through the IN1 instruction in the data of the carry flag of the I/O map.

The contents of the data memory used by the interruption processing routine and the contents of a general register are also made to shunt if needed. Furthermore, when MVGD, MVGS or DAL instruction is used in the interrupt routine, it is necessary to shunt the contents of the G-register or the DAL address register.


(2) Return processing

Return processing should do the opposite to the above-mentioned shunting processing. Since, when the interrupt is received, the interrupt master enable flag is reset to "0", it follows that before receiving the interrupt, the interrupt master enable flag must have been "1".

For this reason, the RNI instruction is executed and a master enable flag is returned.

5. Multiplex Interrupt

Multiplex Interrupt is a method of processing others interrupt during interrupt processing. As shown in the figure, the other interrupt factor C or D is processed during the interrupt processing of interrupt factors A and B. In this process, the depth of the interrupt is called the interrupt level.



The example of multiplex interrupt

Caution is required for the following points when using multiplex interrupt.

- ① The priority of interrupt factors
- 2 Restriction of the address stack level used at the time of interrupt request issue
- ③ Shunting processing of the carry flag, the data memory, etc.

(1) Priority of interrupt factor

In this priority ranking, the processing of interrupt C must be given priority even if the interrupt processing of A or B is in progress; and the processing of D must be given priority even if the interrupt processing of C is in progress.

The necessity of determining priority in the handling of multiple interruptions can be illustrated as follows. Suppose, for example, there are the interruption factors A and B. For factor A, a request is generated about every 10 ms and the interrupt processing time is 4 ms; for factor B, a request is generated about every 2 ms and the interrupt processing time is 1 ms. If no priority were applied to A and B, then a request for interrupt A that came in during the processing of interrupt B could lead to interrupt A being processed, resulting in the processing of interrupt B being repeatedly stopped. Such a case requires a program that establishes the priority A B, not only prohibiting interrupt A during the processing of interrupt B but also enabling the reception of interrupt B during the processing of interrupt A.

As explained in the item on the interrupt priority circuit block, when all individual enable flags are set to "1" (enable state), the priority of the hardware can be changed by manipulating the individual enable flags in the program.

As a rule, received interrupts and low-priority interrupts are prohibited, and high-priority interrupts are enabled in the interrupt processing routine.

(2) Restriction of address stack level

As explained in the item on interrupt reception processing, when an interrupt request is issued, the return address is shunted automatically to the address stack. As explained in the item on registers, an address stack is also used for execution of sub-routine call instructions on eight levels. For this reason, if the interrupt level and sub routine call level exceed eight levels, the contents of the return address recorded from the first address stack are destroyed. Therefore restriction is necessary.

(3) Shunting processing

When using the Multiplex Interrupt function, it is necessary to secure a shunting area for shunting processing separately for each interrupt factor.

O External Interrupt and Timer Counter Function


There are two types of external interrupt: that using the INTR1 terminal and that using the INTR2 terminal. Interrupt requests are issued by the rising or falling edge of a signal applied to these terminals. The timer counter is an 8-bit binary counter and has the function of timer and external clock timer. The input of the external clock timer function is used as an external interrupt terminal (INTR1, INTR2).

1. External Interrupt Function

There are two input terminals for external interrupt, INTR1 and INTR2; and an interrupt request is issued on detection of the edge of these inputs. There is a noise canceller for the input: a noise removal clock uses a frequency of 75 kHz, and any pulse under this frequency is removed as noise. The IE bit is an enable bit which permits 8-bit timer counter operation, and interrupt and external interrupt requests. It is possible to select either the rising or falling edge as the input edge for each terminal. Usually, this bit is set to "1".

These controls are accessed using an OUT2 instruction for which [CN 7H] has been specified in the operand. The program will branch to address 0001H on receipt of an INTR1 interrupt, and to address 0002H on receipt of an INTR2 interrupt.

These terminals are used as input ports and the input status can be read into the data memory by execution of an IN2 instruction for which [CN 7H] has been specified in the operand.



- Note: An interrupt request may be issued if an edge is changed using POL bits. For this reason, when changing an edge, be sure to prohibit interruption beforehand. After making the change, reset the interrupt latch and return to normal operation.
- Note: The INTR1 terminal and INTR2 terminal are used as IFin1 terminal and HOLD terminal respectively. If using only the INTR1 terminal be sure to set IF1/INTR bits (φL16) to "0". Also, the same data is output at the HOLD input and INTR2 input port.


2. Timer Counter Function

Timer counter are consists of 8-bit binary counter, counter coincidence register, digital comparator and controlled the control circuit.

If timer counter is coincided with the contents of counter coincidence register, timer counter is outputted a coincidence signal pulse and interrupt request is done by inputting timer clock to 8-bit binary counter timer clock. Reset of Timer counter is possible with a coincidence pulse and a program, and it can perform enable and prohibition of reset by the coincidence pulse. As a clock of timer, it can be selected INTR1/2 input and an instruction cycle and 1 kHz.

(1) Timer counter register configuration

The timer counter register consists of a counter data, coincidence register and a control register.



Note: To use the timer counter, it is necessary to set the IE bit to "1".

Note: Set the IF1/ \overline{INTR} bits (ϕ L16) to "0" when the INTR1 terminal is used as a timer clock.

(2) Timer mode

Timer mode is detected fixed time. Interrupt request is done and reset to counter whenever it detects fixed time. At this time, control bit is set to 1 kHz or an instruction as timer clock, "0" to GT bit and "0" (it does not reset) to CR bit.

Timer coincidence data is

 $Timer \ time = IDn \ (coincidence \ data) \times Timer \ clock \ cycle$

It sets up the data which corresponding to time.

In addition, although an external terminal can be used for Timer clock, a clock frequency should use the frequency below 25 kHz. If GT bit is setup "1", it can be also be integrated of an external clock.

	\leftarrow It is used by inputting more than 40 μ s cycle at the time of a	in external clock input.
Timer clock		
Timer data	X IDn X 00H X 01H X 02H X 03H	н 🗸 01Н 🗸 02Н 🗸 03Н
Coincidence puls	e kan	
		Request for interrupt and
		reset timer counter.
		reset timer counter.

O Internal Interrupt and Interrupt Function

Interrupt has two types of timer counter and serial interface.


1. Interrupt of Timer Counter

If timer counter value is same as coincidence register value, interrupt of timer counter is occurred interruption. Refer to the item of timer counter function in detail.

2. Interrupt of Serial Interface

Interrupt of serial interface is occurred interruption at the time of finishing operation of serial interface. Refer to the item of serial interface function in detail.

3. Interruption Block Configuration




O Programmable Counter

The programmable counter consists of two modulus prescalers, a 4-bit + 13 bit programmable counter and a port to control these elements.

The programmable counter controls the ON/OFF functions for the contents of the reference port and $\overline{\text{HOLD}}$ input status. By using external prescaler (TD6134AF/TD7101/04F) or 1 chip tuner IC that is built-in for 1/16 prescaler (TA2142FN), it's possible to reduce the emission from the tuner portion and consumption current.

1. Programmable Counter Control Port

This port is controlling for division frequency, division method and operating current and gain of prescaler.




LSB

Setting the number of divisions of the programmable counter

MSB

The division method and power control of the prescaler are accessed using an OUT1 instruction for which [CN = 0H] has been specified in the operand.

The division frequency setting is accessed using an OUT1 instruction for which $[CN = 1\sim 5H]$ has been specified and the setting is made by writing in the P16 bits (ϕ L15). All data between P0 to P16 are updated when P16 is set. It is therefore necessary to access P16 without fail even when updating only certain items of data and to perform setting as the final process.



PSC output permission setup is used at the time of connection of external prescaler.

In the setup to prescaler IF input, if the bit is set to "1", a programmable counter stops and prescaler 1/15 and 16 are fixed to 16 division. Usually, consisting of PLL, the bit is set to "0".

 $(\rightarrow$ Refer to the IF counter item)

2. Division Method Setting

The pulse swallow method or direct method are selected using the HF and FM bit.

The power control bits (PW0/1) control the gain of the amplifier and prescaler $(1/2 \ 1/15 \cdot 16)$. Although the power bit in each mode has five methods, set it up as shown in a table.

By using the single-chip tuner IC that is built-in for the 1/16 prescaler (TA2142FN), set the LF mode and set the division value after the 1/16 division frequency.

Mode	HF	PW0	PW1	FM	Division Method	Example of Receiving Band	Operation Frequency Range	Division Number (Note)	
LF	0	1	0	0	Direct division method	MW/LW	0.5~8 MHz		
HF1	1	1	0	0	Pulse swallow method	SW	3~30 MHz	n	
HF2	1	0	1	0	(1/15•16)	300	1~10 MHz		
FM	1	1	0	1	Pulse swallow method	FM	60~130 MHz	2•n	
VHF	1	0	1	1	$(1/2 + 1/15 \bullet 16)$	TV	80~230 MHz		
VIII	I	0	I	I	(172 + 1710 10)	(1 ch~12 ch)	00~230 Will 12		

Note: "n" represents the number of divisions programmed.


Note: Do not perform a setup except for the above-mentioned power control setup. There are not normal operation such as flowing over-current or unlocked PLL etc..

Note: A local oscillation input is common to each mode, and is altogether input into OSCin terminal.

3. Frequency Division Number Setting

The frequency division number for the programmable counter is set in bits P0 to P16 in binary.

• Pulse swallow method (17 bit)




• Direct division method (13 bit)

M	SB													LSB
	P16	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3 P2 P1 P0
	2 ¹² The	range	of fre	quenc	y divis	ion nu	mber	setting	g (n = ′	10H~1	FFFH	(16~8	2 ⁰ (191)	Don't care

4. PSC Output Permission Setting

In case of using the external pre-sccaler (TD6134AF/TD7101/04F), PSC output permission bit is setup to "1". At this time, a swallow counter will be operating and prescaler will be in a stop state, and PSC output is output P2-3 terminal. A division method is set as LF mode, and AM VCO input and an external prescaler output are changed and input into AMin input terminal. P3 terminal is used by setting it as an output port.




The example of an external pre-scaler connection circuit

5. Programmable Counter Circuit Configuration


• Pulse swallow method circuit configuration

This circuit consists of amplifier, two $1/15 \cdot 16$ modulus prescalers, the 4-bit swallow counter and a 13-bit binary programmable counter. A 1/2 frequency divider is added to the front stage of the prescaler when in the VHF/FM mode.



• Direct division method circuit configuration

The prescaler is not required if this is selected; instead, the13-bit programmable counter is used.



- Note: OSCin terminal has been fitted into the amplifier, and small amplitue possible by linking them to a condenser. The input is high impedance when PLL is in the off mode. VCO input serves as each of operation mode common terminal.
- Note: If it becomes PLL off-mode, all programmable counter parts will be stopped. The contents of each control port are held at this time.

O Reference Frequency Divider

The reference frequency divider divides the oscillation frequency of the external 75 kHz crystal and generates the following seven types of PLL reference frequency signals; 1 kHz, 3 kHz, 3.125 kHz, 5 kHz, 6.25 kHz, 12.5 kHz and 25 kHz. These signals are selected with reference port data.

The selected signal is supplied as a reference frequency for the phase comparator as described below. Also, the PLL is switched on and off with the contents of the reference port.

1. Reference Port


The reference port is an internal port for selecting the seven reference frequency signals. This port is accessed using an OUT1 instruction for which [CN 5H] has been specified in the operand (L15). Operations for the programmable counter, the IF counter and reference counter are suspended; and the PLL assumes the off mode when the contents of the reference port are all "1". As the frequency division setting data for the programmable counter is updated when the reference port is set, it is necessary to set the frequency division number of the programmable counter prior to setting the reference port.

1

1

1

7



PLL off mode


O Phase Comparator and Lock Detection Port

The phase comparator compares the difference in phasing between the reference frequency signal supplied from the reference frequency divider and frequency division output of the programmable counter and outputs the result. It then controls the VCO (voltage control oscillator) via a low pass filter in order to ensure that the two frequency signals and the phase difference match.

In order to use a phase comparator and a charge pump output are constant voltage Vreg potential (1.5 V), it is possible to stabilized phase comparison even if VDD potential was set to 0.9 V.

The DO terminal can also be used as a general-purpose output with the Do control port.

1. Do control Port and the Unlock Detection Port




M0 and M1 bit of DO control ports are perform a general-purpose output port setup of DO output, and a setup of high impedance.


The power supply of a phase comparison and a charge pump output circuit is using V_{reg} terminal. The V_{reg} terminal is output constant voltage of 1.5 V and "H" level of charge pump output is output V_{reg} terminal. For a reason, phase comparison operation power supply voltage was stabilized by 0.9 V is possible. The operation control of V_{reg} Constant voltage is controlled by V_{reg} ON bit (ϕ L3BA), if the bit is set "0", the V_{reg} terminal potential is output VDD level and set "1", it becomes 1.5 V Constant voltage potential For this reason, it is set "1" at the time of PLL on mode and set "0" at the time of PLL off-mode. Unlock F/F detects the phase difference of a programmable counter division output and reference frequency to the timing from which about 180 degrees of phases shifted. When a phase does not suit at this time (that is unlock status), unlock F/F is set. The unlock F/F status is reset whenever the UNLOCK RESET bit is set "1".

It is necessary to access to UNLOCK F/F after establishing more time than is required for the reference frequency cycle after the unlock F/F has been reset in order to detect the phase difference with the reference frequency cycle. It is for this purpose that the enable bit has been made available, but the unlock F/F must not be accessed until after it has been confirmed that the unlock enable has been set at "1".

Note: When PLL off mode is set during the DO output setup, the output of this terminal becomes as high impedance. In DO terminal, when PLL off-mode or the clock stop mode is set up at the time of a general-purpose output port setup, this output state is held.




2. Phase Comparator and Unlock Port timing



3. Phase Comparator and the Unlock Port Circuit Configuration

Note: At the time of PLL on mode, V_{reg}ON bit is setup "1" and PLL off mode, set up "0".




Note: The filter circuits illustrated in the above diagrams are for reference purposes only. Be sure to design the actual circuits taking into account the band configuration of the system and required characteristics.


O IF Counter

The IF counter is a 20-bit general-purpose IF counter that calculates Fm and AM intermediate frequencies (IF) during auto-tuning and can be used for detecting auto-stop signals, etc. The VCO of an analog tuner is measured, and detection of the received frequency and detection of the CR oscillation frequency can be performed.


1. IF Counter Control Port and Data Port



Note: At the time of an input port setup, the terminal becomes CMOS input type and be able to detect frequency by IF counter.



- Note: When a prescaler input is set as IF counter input, at the time of a setup of a pulse-swallow system, prescsler;1/15•16 are fixed to 16 division, and this frequency is input into IF counter.
- Note: When a division operation setup of the IF counter is carried out, the counter of 8 bits of higher ranks is input from INTR2 terminal. However, only 8 bits of this higher rank cannot perform a gate setup by the auto mode. Reset of this counter is reset by setting up "1" to STA/STP bit.



- Note: When it is set as IF input, in PLL off-mode, IF input amplifier is turned off in PLL-off mode. In using IF counter in PLL off-mode, it sets it as an input port (CMOS input).
- Note: The input amplifier un-chosen by $IF1/\overline{2}$ bit. If input amplifier turns off, this input will serve as high impedance.
 - (3) IF counter automatic mode

A setup in the auto mode of IF counter is set "0" to MANUAL bit and gate time is set up according to the frequency band to measure. If the STA/\overline{STP} is set "1", operation of IF counter will be started and the set-up clock in gate time will be input, and this number of input pulses is counted and it ends. An end of the calculation of IF counter can be judged by referring to BUSY bit. When more 2^{20} pulses are input for a total numerical value, OVER bit is set to "1". BUSY bit and OVER bit are judged "0" and the frequency input can be measured by taking in IF data of F0-F19.

(4) IF counter manual mode

By internal time base (10 Hz etc.), it is used when gate time is controlled and it measures frequency. The manual mode is set "1" to MANUAL bit. At this time, a gate time setup serves as don't care. In STA/STP bit is set to "1", it starts calculation. In STA/STP bit is set to "0", it will end and calculation will take in data by the binary.

(5) An input setup and division setup of IF counter

Usually, intermediate frequency (IF) Measurement is input into IFin1 or IFin2 terminal input, and measures this frequency. These terminals contain input amplifier and small-size width operation is possible. In addition, the following setup is possible to the input to IF counter, and use it for it according to specification.

IF1/2	IF1/INTR1	IF2/IN2	IF counter Split	Prescaller IN	lfin (øL3B6:Y1)		IF Input Setup				
1	1	*	0	0	0	IFin1 in	put (amplifier operation)				
1	0	*	0	0	0	INTR1 (IFin1) input (CMOS input)					
0	*	1	0	0	0	IFin2 input (amplifier operation)					
0	*	0	0	0	0	IN2 (IFin2) input (CMOS input)					
					VHF mode (32 divided frequency) (Note)						
*	*	*	0	1	0	OSCin	FM mode (32 divided frequency) (Note)				
	4		0	1	0	input	nput HF1/2 mode (16divided frequency) (Not				
							LF mode (input frequency) (Note)				
*	*	*	0	1	1	CR Oscillation frequency (f _{CR})					
*	*	*	1	*	*	Input fro ranks.	om PCTRin (HOLD) terminal only 8 bits only of higher				


Note: Refer to the programmable counter item for the input frequency range at the time of prescaler input setup.

47

2. IF Counter Circuit Configuration


The IF counter circuit consists of an input amplifier, a gate time control circuit and a 12 8 bit binary counter.

The OSCin prescaler and CR oscillation clocks can be input as IF counters.



Note: All the binary counters of the IF counter operate in a standup.

- Note: During input of the OSCin into the IF counter, the 1/15.16 of the prescaler is fixed to a dividing frequency of 1/16.
- This dividing frequency becomes 1/32 in VHF/FM mode and 1/16 in HF mode. In LF mode, the OSC frequency can be input directly.




An example of IF counter auto mode operation timing

O LCD Driver

The LCD driver uses a 1/4 duty and 1/2 bias drive method (62.5 Hz frame frequency). The common output outputs the V_{LCD} , $V_{LCD/2}$ (VEE) and the GND electrical potential, and the segment output outputs the V_{LCD} and GND electrical potential.

A combination of four common outputs and 18 segment outputs enables a maximum of 72 segments to be illuminated. The S11 to S18 segment output pins for the LCD driver can also be used as I/O ports on being set to function as I/O ports after system reset. The I/O port and segment output can be changed using bit units. All LCD output pins (COM1-S14) can be changed to output ports. The LCD driver is incorporates a constant voltage circuit ($V_{EE} = 1.5$ V) for display purposes and a voltage doubler circuit ($V_{LCD} = 3.0$ V). The voltage doubler (V_{DB}), which raises the power supply voltage to twice its level, is used for the constant voltage circuit for the display (V_{EE}). For this reason, it is even possible to stabilize the LCD display at a power supply voltage of 0.9 V.

1. LCD Driver Port



- Note: If the DISP off-bit is set to "1", common output and a segment output.are output at "L" level.
- Note: The segment data controls the illumination and extinguishing of segment lighting corresponding to the common output and segment output.
- Note: During clock stop mode and about 100 ms after system reset, all the common and segment outputs are fixed at "L" level..

The LCD driver control port consists of the segment data selection port and the segment data port. These ports are accessed using an OUT2 instruction for which $[CN = DH \sim FH]$ has been specified in the operand. The segment data for the LCD driver is set through the segment data ports (ϕ L2E, ϕ L2F). The LCD display will be extinguished when the segment data port is set to "0", and will be illuminated when the port is set at "1". Also, the segment-2 data (ϕ L2FF) specified with FH in the segment selection port becomes the DISP OFF bit and LCD OFF bit without setting of the segment data.

It is possible to extinguish the entire LCD display using the DISP OFF bit without setting the segment data. If this bit is set to "1", the common output and segment output are fixed to "L" level and the entire LCD display is extinguished. The segment data is retained at this point, and the previous display appears on the LCD if the DISP off bit is set to "0". In addition, rewriting of segment data is possible during DISP OFF. Moreover, after reset and CKSTP instruction execution, the DISP off bit is set to "1".

The LCD off bit can set all LCD output terminals to serve as output ports. For the LCD display, this bit is set "0".

 $(\rightarrow$ Refer to the output port item)

The terminals S11 to S18 terminal are used as I/O Ports. This control is done a segment/IO port select port (ϕ L2F6, ϕ L2F7).


Set to "1", the port will become segment output port and set to "0", it will become an I/O Port.

$(\rightarrow$ Refer to the output port item)

These data is divided and undirected setting by data selects port (ϕ L2D). The data of a specification port to set a segment data port to beforehand is set, and the data port corresponding to it is accessed.

A data select port is +1 increment whenever accessing data port (ϕ L2E, ϕ L2F). For this reason, after setting up a data selection port, it can set up continuously.


Note: The data select port is +1 increment automatically by accessing ϕ L2E, ϕ L2F, ϕ L3B, ϕ K3B on I/O map.



2. LCD Driver Circuit Configuration

- Note: If set to serve as an I/O port, this output port is Nch open drain.
- Note: In case of setting segment output as output port in setup "1" to V_{LCD} OFF bit ,"H" level of all output becomses V_{LCD} potential output. When "H" output is made into V_{DD} remove the capacitor between C3/C4, and connect V_{LCD} and V_{DD}.
- Note: During clock stop mode and reset, the potential of V_{LCD}/V_{EE}/V_{DB} becomes as V_{DD} level.

TC9329AFAG/AFCG



The potential of the LCD driver waveform outputs the potential of the $V_{\rm LCD}$ and GND, and the middle potential level that is 1/2 these values.


O Serial Interface (SIO1/2)

There are two kinds of serial interface: SIO1 and SIO2. SIO1 is the serial I/O port, which transmits and receives data (4 bits or 8 bits) in synchronization with an internal or external serial clock. The SI, SO, and SCK terminals transmit and receive together with the extension LSI and microcomputer, etc. Interruption is issued when the serial interface stops operating. All outputs are Nch open drain outputs.

SIO2 inputs 26-bit data serially in synchronization with an external serial clock.


SIO2 has a function for decoding the input serial data, and interruption is issued for every input serial clock edge.

1. Control Port and Data Port of the Serial Interface




TC9329AFAG/AFCG

<u>TOSHIBA</u>



Serial input data: It is possible to load data input in serial format into data memory



Serial interface control and data are accessed with an OUT2 and IN2 instruction for which $[CN = 2H\sim 5H]$ has been specified in the operand.

The serial interface terminal is used together with the I/O-3 P3-1, P3-2, and P3-3 terminals, and each of the I/O port-3 terminals are switched to operate as SI, SO and SCK terminals by setting the SIO ON bit to "1".

Note: All the serial interface inputs incorporate Schmidt circuits.


Note: Since the SI (P3-1) terminal can be used as an I/O port even when the serial interface function is selected, it can be used for the SIO strobe signal, etc.

If this terminal is used for serial input, be sure to enter "1" for the setting of the P3-1 output data and change it to the input state.

① edge, SCK-INV, SCK-I/O bits

The edge bit is setup the edge of a shift and the SCK-INV bit set up the input-and-output waveform of a shift clock. Serial clock (SCK) shift operation is performed on the rising edge if the edge bit is set to "0", and on the falling edge if the edge bit is set to "1". SCK-INV bit is set the bit of serial clock output from "H" or L". In case of setting "0", it starts shift operation from "H" output, and setting "1", it starts shift operation from "L" output. These bits perform serial operation in accordance with the settings as shown in the following table. Make the settings in accordance with the controlling serial format.


SCK-I/O bit is setup the input-output of serial clock. Usually, when this product is used as a master, t "1" to SCK-I/O bit and then it used as serial clock output and in the case of a slave, set to "0" and then it used as serial input.



Note: The "H" level of the SCK/SO terminal indicates its pull-up status. In this period this status will be "HZ".

2 8/4 bit

The 8/4 bit selects the length of the serial data. The length of the serial data is set at 4 bits when this bit is "0" and at 8 bits when this bit is "1". If SIO is started when a serial clock is set as an internal clock, a clock (4 bits or 8 bits) will be continuously output by the state of this bit.




Example of serial operation for an 8 bit setting

3 SO-I/ \overline{O} bit

This bit sets the serial I/O for the SO terminal.

The SO terminal outputs serial data when the bit is set at "0", and is used for serial data input when this bit is set at "1". This control is used as a serial bus system for outputting and inputting serial data through one terminal.



Example for serial input-output operation

(4) Serial interface operation monitor

The operational status of the serial interface is determined by referencing the BUSY, COUNT, and SIO F/F bits.

As the BUSY bit becomes "1" during SIO operations, control data switching and serial data access is performed when the BUSY bit is "0". It interrupts in falling of BUSY bit and a demand is published.

The COUNT bit determines whether the sending/receiving of data has been performed in multiples of four. The bit is set to "0" if shift operation was performed in multiples of four, and to "1" if not.

The SIO F/F bit is set to "1" when the SCK terminal starts shift operation.


Both COUNT bb it and SIO F/F bits are reset to "0" when "1" is set in the STA bit. These two bits are mostly used when the SCK terminal sets external clocks (slave mode). An external clock is input and it can be judged to be the information that serial data was transmitted and received whether operation was performed normally.

Usually, since interruption is published, interruption processing performs a serial interface end.

5 STA bit

STA bit is used to start serial interface operation. Serial operation is started whenever the STA bit is set to "1". If the STA bit is set to "1", serial output data will be transmitted to a shift register, and the COUNT bit and SIO F/F bit will be reset. A serial clock is output for an internal SCK setting; and a state of waiting for the serial clock input will take effect in the case of an external setting.

2. Composition of the Serial Interface 1 (SIO1)




Srial interface 1 consists of a control circuit, a shift register, and an I/O Port.

- Note: The erminal can be used as I/O Port -3 (P3-1).
- Note: The shift memory contents for the data and serial input data are stored by the data memory.
- For this reason, the contents of the data set to serial output data and those of the serial input data are not in agreement.
- Note: All serial input terminals are the Schmitt input type.
- Note: The output of the SO terminal and the serial clock output of SCK terminal are Nch open drain outputs. For this reason, connect pull-up resistance. In addition, be sure to use a pull-up potential of 3.6 V or less.

3. Serial Interface Timing of SIO1 Circuit

The clock frequency output from the SCK terminal when the SCK clock is set as an internal clock is 37.5 kHz (Duty. = 50%). When the SCK clock is as an external input, a clock of a maximum of 200 kHz can be input.




External clock: Tcyc = 5 μ s min, Th = 2.5 μ s min, TPLH/TPLL = 2 μ s max

TC9329AFAG/AFCG

4. Serial Interface 2 (SIO2) control and Data Ports

Note: ∀: EXOR (exclusive logic sum)




The data port of the serial interface 2 (SIO2) is constituted of 16-bit information data (ϕ K3B8~B), 10-bit check data, 10-bit offset data and 4-bit decoding data (ϕ K3B7). In 26-bit serial data, serial data of 16-bit are information data and 10-bit are check data. As shown in the above-mentioned table, the data that took the exclusive logic sum of each bit of 26-bit data turns into offset data. Furthermore, when the offset data is specialized in the above –mentioned, the data of 1~6h and Bh are output as 4-bit decoding data. Loading port of check data and offset data (ϕ K3BC~E) are common and selection of loading is SIO2 data Select bit (ϕ L3B8). If the bit is set to "0", the offset data will be loaded and set to "1", the check data will be loaded.

If the data "1" is set to SIOon bit (ϕ L22) and SIO Select bit (ϕ L23), SIO2 will be in a permission state of operation. If the data "1" is set to STA bit (ϕ L23), 26-bit shift registers are all reset and SI terminal input state will be serially input one by one by the shift register with the shift clock of SCK terminal clock. If SIO interruption is permitted at this time, interruption will be published with edge contrary to the shift edge of a shift clock. SI terminal and SO terminal can be changed to a serial input terminal by the SO-I/O bit, if the data "0" is set up, SI terminal will serve as a serial data and "1" will be set up, SO terminal will serve as a serial data input. If SI terminal is selected as a serial input, since SO terminal turns into a SIO1 serial output terminal, we recommend use of SO terminal to a serial input.

These data is divided and indirect specified set up by the data select port (ϕ L2D). The data of a specification port to set DAL address port to beforehand is set, and the data port corresponding to it is accessed. A data selection port is +1 increment by accessing of DAL address port (ϕ KL3B). For this reason, after setting up a data selection port, it can set up continuously.

Note: The data select port is +1 increment automatically by accessing ϕ L2E, ϕ L2E, ϕ L3B and ϕ K3B on I/O map.

Control and serial data of the serial interface 2 is accessed using an OUT2 instruction for which [CN = 3H] has been specified in the operand.




5. Control and Serial Data of the Serial Interface 2

- Note: If the SI terminal is used for serial input, the SO terminal will serve as an SIO1 serial output.
- When using the SI terminal as a serial input, be sure to set the P3-1 output data to "1" and change it to the input state.
- Note: Serial input is inputt and shifted also SIO1 at the same time.

O A/D Converter

The A/D converter is used for measuring the strength of electric fields and the voltage of batteries with 4-channel 6-bit resolution.

1. A/D Converter Control Port and Data Port



A/D converter is the serial comparison systems of 6 bit decomposition ability.

An internal power supply (V_{DD}) is used for the standard voltage of A/D conversion. The voltage dividing this power supply by 64 and the A/D input voltage are compared, and the data is output to the A/D conversion data port. The A/D conversion input follows the multiplex method for the four channels of the external input terminals (ADin1~ADin4 terminal) and the 1/2 potential of the Vreg terminal voltage, and is selected using bits AD SEL0 to AD SEL2.

The A/D converter performs A/D conversion whenever the STA bit is set at "1", and this ends after seven machine cycles (280 μ s). The completion of A/D conversion is determined by reference to the BUSY bit, and the A/D conversion data is loaded into the data memory after conversion has finished.

The result of A/D conversion is obtained through the following calculation.

$$V_{DD} \times \frac{n-0.5}{64} \quad (63 \ge n \ge 1) \quad \le A/D \text{ input voltage } \le V_{DD} \times \frac{n+0.5}{64} \quad (62 \ge n \ge 0)$$


(n is the A/D conversion data value. [decimal])

The V_{reg}/2 to the A/D input is used for battery detection. The V_{reg} potential is 1.5 V \pm 0.15 V and 1/2 potential: 0.75 V \pm 0.075 V of V_{reg} terminal voltage is chosen as A/D input, and VDD potential which is standard potential can be detected by carrying out A/D conversion of this potential. When VDD potential is 1.5 V, A/D conversion data is set to 20H, and if A/D data goes up and VDD potential serves as 0.75 V as VDD potential falls, it will serve as 3FH. If this function is used, the V_{reg}ON bit is set to "1".

These controls are accessed with an OUT2/IN2 instruction for which [CN = 0H, 1H] has been specified in the operand.

Note: If the V_{reg}ON bit is set to "1", the CPU operating consumption current is increased. The Vreg terminal also supplies power to the phase comparator.






The A/D converter consists of a 6-bit D/A converter, a comparator, an A/D conversion latch and control circuit. Since the 6-bit D/A converter and comparator part operate only when the BUSY bit is "1", there is no A/D converter power when the A/D converter is inoperative. The doubler voltage (twice that of V_{DD}) is used to drive the A/D converter part.

Note: To the output data of I/O Port -5 (Nch open drain) corresponding to A/D input terminal to use set up "1" and use it by changing into an input state.

O Buzzer Output

The buzzer output can be used to output tones and alarm tones to confirm key operations and the tuning scan mode. The buzzer type can be selected from a combination of four output modes and eight different frequencies.

1. Buzzer Control Port



Ports P4-0 I/O are also used for buzzer output. In order to set it as a buzzer output, BUZR ON bit is set up "1" and it changes to a buzzer output by setting it as an output by the P4-0 I/O control port. After logic setting up of buzzer frequency, mode setup and a logic setup, buzzer enable bit is set up "1", it outputs buzzer. At the time of condition setup, buzzer enable bit is setup "0".

In continual output mode (mode A), if the buzzer enable bit is set to "1", the buzzer frequency will be output continuously; if "0" is set, the buzzer output will stop. In staggered output mode, whenever the buzzer enable bit is set to "1", the buzzer is output and stopped at 50-ms intervals.

Under a buzzer output (50 ms), if buzzer enable bit is set to "1" again, the buzzer is extended to 50 ms, being output for 100 ms.


Given that a further extension of 50 ms to 150 ms is possible, the buzzer time can be set up easily.

In the 10-Hz intermittent output mode (mode C), if the buzzer enable bit is set to "1", a 50-ms buzzer output and 50-ms buzzer pause are carried out continuously. A setting of "0" stops the buzzer output.


10 Hz intermittent output with 1 Hz intervals mode (mode D), if buzzer enable bit is set "1", 50 ms buzzer output and 50 ms buzzer pause will carry out 500 ms output, after that 500 ms pause output of 50 ms buzzer output and the 50 ms buzzer pause is carried out again, and this operation is repeated. A set of "0" stops a buzzer output. At mode B, C, and D, a buzzer is in an output state, even if it sets "0" to buzzer enable bit and it makes it stop, the buzzer of 50 ms is output and stops. In addition, a buzzer output state can be judged according to the contents of a timer port. The timer port 10 Hz bit is "0", buzzer is an output state and it is in a pause state at the time of "1".

The control of buzzer is accessed by an OUT 1 instruction for which [CN = AH, BH] has been specified in the operand.

2. Buzzer Circuit Configuration



3. Buzzer Output Timing




- Note: When making the buzzer output function active, be sure to set P4-0 to the input state (by setting the I/O control port to "1").
- Note: The change of buzzer frequency is updated in modifications of 10 Hz.

O Pulse Counter

The pulse counter is an 8-bit up/down counter and detection of the number of clocks can be performed with PCTRin terminal (CMOS input type) used also $\overline{\text{HOLD}}$ terminal. It can use for the count and detection of a tape run.

1. Pulse Counter Control Port, Data Port



The pulse counter measures the number of pulses in the PCTRin input terminal.

POL bit set up the clock edge of input terminal. If "0" is set, it will count in the falling of an input and it will set to "1", it will count in the rising of an input. Usually, this bit is used fixed.

DOWN bit sets up a up/down of 8-bit counter. If it sets to "0" and it will set to rise count operation and "1", down count operation will be done. A change of a rise/down can be performed freely. However, if a clock pulse is input during change command execution, since it is canceled, be careful of this count.


When 2⁸ or more pulses are input, OVER F/F bit is set to "1". When performing count operation of 8-bits or more, this OVER F/F are detected, and on a data memory, only the number of times of overflow is added and subtracted, and can correspond. After detection by this bit, and OVER RESET bit is set "1" and OVER F/F is reset. The CTR RESET bit resets only the 8-bit counter. The counter is reset whenever this bit is set to "1".

Counter data loaded data in a data memory by the binary.

The control of pulse counter and data loading is accessed using the OUT3/IN3 instructions for which [CN = BH] have been specified in the operand and arranges in DAL address register port. This port is set up by data select port (ϕ L2D), which specified the division. The data of a specification port to set beforehand is set and the data port corresponding to it can be accessed. The data select port is +1 increments whenever it accesses DAL address port (ϕ L3B, ϕ K3B). For this reason, after setting up a data selection port, it can set up continuously.

Note: If POL bit is changed, a clock pulse may enter. Reset data by the reset bit after changing.


Note: If data select port is +1 increments whenever it accesses ϕ L2E, ϕ L2E, ϕ L3B, ϕ K3B on the I/O map.



2. Pulse Counter Circuit Configuration

Note: It can be used together as pulse counter and interrupt function (HOLD terminal input).

3. Example for Pulse Counter Timing




O Input and Output Port (I/O Port)

There are 28 I/O ports available between I/O ports $1\sim5$, 8-9 of which are used to input and output control signals. Of these 28 I/O ports, 12 I/O ports are CMOS type and 16 I/O ports are Nch open drain type. The combination function and the functional features of each I/O port are as follows.


I/O	Port	Combination and Additional Function	Structure		
I/O port-1		It is possible to set pull-up/pull-down. But, a combination of pull-up pull down is not available.	CMOS		
I/O port-2					
I/O port-2	P2-3	Prescaller PSC output			
I/O port-3*	P3-0	—	Nch open		
1/O pon-3	P3-1~3	Serial interface input/output port	drain		
I/O port-4	P4-0	Buzzer output	CMOS		
1/O port-4	P4-1~3	I/O port	CINOS		
1/0 5	ort F	6-bit A/D converter analog input			
I/O port-5		The potential to V_{DB} (V_{DD} \times 2) can be input.	Nch open		
I/O p	oort-8	The potential to V _{I CD} (3 V) can be input.	drain		
I/O p	oort-9	The potential to VLCD (5 V) can be input.			

Note: I/O port-3 terminal of * markis Nch high output buffer output and output-proof is 3.6 V (max).

1. I/O Port Control, I/O Port Data



Note: I/O-1, I/O-2, - - - - is correspond to the name of P1-0~-3, P2-0~-3, - - - - terminal.



The I/O port for the I/O ports is set with the contents of the I/O control data port. "0" is set in the I/O control data port bit which corresponds to the relevant port when setting the input port, and "1" is set when setting the output port.

I/O control data port is arranged segment-2 data port and set up by data select port (ϕ L2D), which specified the division. The data of a specification port to set beforehand is set and the data port corresponding to it can be accessed. The data select port is +1 increments whenever it accesses DAL address port (ϕ L2F). For this reason, after setting up a data selection port, it can set up continuously.

The output status of the I/O port is controlled by executing the OUT3 instruction for which corresponds to each I/O port during output port setting. The contents of the data currently output can also be loaded into the data memory by executing the IN3 instruction. In addition, the data read by the IN3 command is not surely in agreement with the data output by the OUT3 instruction and, in order to read the state of a terminal.

The data input in the I/O port is loaded into the data memory by executing the IN3 instruction which corresponds to each I/O port during input port setting. The contents of the output latch will have absolutely no effect on the input data at this point.

Nch open drain I/O ports have not I/O control data. When it makes an input, it is set "1" in I/O data port, the status becomes high impedance and read the input status into data memory by IN3 instruction. When output state becomes "L" level, it set "0" in I/O data port by OUT3 command.

The execution of the WAIT instruction and CKSTP instruction is cancelled and CPU operations are re-started when the status of the I/O port input specified in the input port changes with I/O port-1. Also, the MUTE port and MUTE bit are forcibly set to "1" during changes in the input status when the MUTE port's I/O bit is set at "1". By control port of I/O port-1 pull-down, it sets up pull-down or pull-up status. It can set up a pull-down or pull-up for every terminal and if the port is set up "1", it will become a pull-up or a pull-down. The pull-up/pull down control bit of I/O Port -1 perform a change of a pull-up and a pull down.

The status is pull-down if the bit is set to "0", and pull-up if the bit is set to "1"

TC9329AFAG/AFCG

Set up the pull-up and pull-down is used for key matrix configuration. I/O Port -1 with a pull down or a pull-up is considered for a usual I/O Port output as an input as an output of a key matrix, and a key matrix is constituted. It is able to constitute of the key matrix of a low noise by the following methods. In setting pull-down to I/O port-1, the output side of a key matrix is usually high impedance (input state), output and scan to "H" level on key loaded line, detected key input or non by loading input status of I/O port-1. In the case of a pull-up, "L" level is output and it detected on a key loading line. During executing of CKSTP instruction and WAIT instruction, the existence of this key input can also be judged and re-started. When re-starting at the time of CKSTP command execution, I/O Port -1 is used by changing into a pull-up state. For the clock stop mode, since the outputs of an I/O Port are output all "L" level, I/O Port -1 stands by in the state of a pull-up, and if a key is input, I/O Port -1 input will change and re-start. In this case, since the standby time of about 100 ms occurs as time lag after being canceled of a clock stop. Since release of WAIT instruction holds the output state, re-starting is possible by the method of both a pull-up and a pull down, and since there is no time lag from release, detection and operation of a key are quickly possible. Using these backup modes together can reduce consumption current.

Since the input of I/O Port -1 is an inverter input, the usage that serves as middle potential cannot be done to this input. But, only at the time of execution of the input instruction, since an input will be in an ON state, even if middle potential is input, as for other I/O Port inputs, unusual consumption current does not occur. For this reason, use of the pull-up in potential lower than VDD potential, the three value output of an output level, etc. is possible.


I/O Port -2, -4 terminals are the I/O Ports of CMOS structure, P2-3 terminal is the prescaler PSC output, P4-0 terminal is the buzzer output and P3-1-3 terminals are the serial interface serve a double purpose, respectively. I/O port-3, -5, -8~-9 are Nch open drain I/O port.

I/O Port -3 uses V_{LCD} (3 V) for the gate potential of Nch output buffer. For this reason, the output current by which power supply voltage was stabilized also in the time of low voltage can be obtained. This port can perform the input and output to 3.6 V.

I/O port-5 is used as 6-bit A/D converter input. This port is able to input V_{DB} potential (the potential to $V_{DD} \times 2$).


I/O Port -8, -9 are using also LCD driver. V_{LCD} (3 V) is used for the gate potential of an Nch open output buffer. For this reason, the output current by which power supply voltage was stabilized also in the time of low voltage can be obtained. These terminals can perform the input and output to V_{LCD} (3 V). These terminals are set as the input of an I/O Port after reset.

Note: The data select port is +1 increments automatically when it accesses ϕ L2E, ϕ L2F, ϕ L3B, ϕ K3B on the I/Omap.



The following is an example of key input matrix circuit configuration. Without key input, it pulled-up and key is pushed, it input "L" level from souce side(I/O port-9).

It is necessary to take into consideration the shift time to the pull-up of a key input from "L". They are all about a key souce side at the time of WAIT instruction execution and "L" WAIT instruction can be lifted, whenever a key input will be pushed, if it stands by on the level.




0 **Register Port**

The G-register and data register outlined in the explanation on the CPU are also used as a single internal port.


1. G-register (ϕ KL1D, ϕ KL1E)

This register addresses the data memory's row addresses ($DR = 04H \sim 3FH$) during execution of the MVGD instruction and MVGS instruction. The register is accessed using an OUT1/IN1 instruction for which [CN = DH~EH] has been specified in the operand. Moreover, if STGI instruction is used, data can be set to this register using a single instruction.

- Note: The contents of this register are only valid when the MVGD instruction and MVGS instruction are executed and are ineffective when any other instruciton is executed. Moreover, this register is not affected by MVGD instruction and MVGS instruction.
- Note: All of the data memory row addresses can be specified indirectly by setting data 00H to 3FH in the G-register. (DR = 00H~3FH)
- Note: For a reason with a RAM capacity of 256 words, this product will become unfixed if 10H-3FH is specified to be G-register.
- Note: Writing and read-out are possible for this register. Please evacuate and return in a data memory if needed at the time of interruption.



2. Data Register (φKL3C~φKL3F), DAL Address Register (φKL3B0~φKL3B3) and Control Bit



Program memory 16-bit data

The data register is 16-bit register for which load the program memory data when the DAL instruction is executed. The contents of this register are loaded into the data memory in 4-bit units with the execution of the OUT1/IN1 instructions for which $[CN = CH \sim FH]$ has been specified in the operand. This register can be used for loading LCD segment decoding operations, radio band edge data and the data related to binary to BCD conversion.

The DAL address register (DA) is 14-bit register for which specified the program memory indirectly when the DAL instruction is executed. There are 2 kinds of operation methods of DAL instruction. The control is selected by DAL bit. When DAL bit is set "0", ADDR3 (6 bit) of the operand and contents of general register (r) becomes the reference address of program memory and when DAL bit is set "1", 14 bit of DAL address register becomes reference address. At the time of setting DAL bit is "0" and execution of DAL instruction, only program memory area (0000H~03FFH) becomes reference area and DAL bit is set "1" and execution of DAL instruction, all program memory area (0000H~3FFFH) becomes reference area.

If (DATA) \rightarrow DA bit is set to "1", it can transfer from the contents of data register to 14 bit DAL address register by executing of single instruction.


The contents of DAL address register are accessed the data in 4-bit units with the execution of the OUT3/IN3 instruction for which [CN = BH] have been specified in the operand. DAL address register port is setup by data select port (ϕ L2D) for which divides and indirect specified. The data of a specification port to set beforehand is set and the data port corresponding to it is accessed. Data select port is +1 incremented whenever is accessed this port(ϕ L3B, ϕ K3B). For this reason, after setting up a data selection port, it can access continuously.

DAL bit and (DATA) \rightarrow DA bit are accessed with the execution of OUT3/IN3 instruction for which [CN = AH] has been specified in the operand.

- Note: DAL address register becomes effective only execution of DAL instruction when setting "1" and becomes unrelated at the time of other instruction execution. It does not have the influence on this register by DAL instruction.
- Note: For this product have 4 k step of ROM Capacity, If 1000H 3FFFH is specified to be DAL address register and DAL instruction is executed, the contents of a data register will become unfixed.
- Note: It's possible to write in and read out for data register and DAL address register. Please evacuate and return in a data memory if needed at the time of interruption.
- Note: It's no action when (DATA) → DA bit is set "0". When it accesses to ϕ K3A, it only read out only the DAL bit. (The other bit is "0".)

3. Carry F/F (Ca flag, ϕ KL1C)


This is set when either Carry or Borrow are issued in the result of calculation instruction execution and is reset if neither of these is issued. The carry F/F is accessed with OUT1/IN1 instructions for which [CN = CH] have been specified. For this reason, evacuation and a return of the carry F/F at the time of interruption can be performed easily. Carry F/F is written in a data memory by IN1 instruction at the time of evacuation, it is evacuated, and the data evacuated by OUT1 instruction is transmitted to carry F/F from a data memory at the time of a return.



O Timer Port

The timer is equipped with 100 Hz, 10 Hz and 2 Hz F/F bits and is used for counting clock operations and tuning scan mode, etc.

1. Timer Port




The timer ports are accessed using an OUT2 instruction for which [CN = 6H] has been specified in the operand.


2. Timer Port Timing

The 2-Hz timer F/F is set with the 2 Hz (500 ms) signal and is reset by setting "1" in the 2-Hz F/F of the reset port. This bit is usually used as a clock counter.

The 2-Hz timer F/F can only by reset with the 2-Hz F/F of the reset port, and incorrect counts will be output and correct timers not acquired if not reset within a 500 ms cycle.



The 10 Hz and 100 Hz timers are output to 10 Hz and 100 Hz bits will respective cycles of 100 ms and 10 ms and a pulse of duty 50%. Counters at 1 kHz or below will be reset whenever the reset port's timer bit is set at "1".



O Output Port (Both as LCD Driver Terminal)

There are 14-output ports of 14 CMOS type. These output ports are used as LCD driver and changed output port by V_{LCD} OFF bit. If V_{LCD} OFF bit is set to "1", this port becomes output port. The output data to output port is used as segment data port-1 (ϕ L2E). This data is accessed with OUT2 instruction for which [CN = EH] is specified and is setup by data select port (ϕ L2D) for which divides and indirect specified as same as segment data. The data of a specification port to set a segment data port to beforehand is set, and the data port corresponding to it is accessed. The data select port is +1 incremented whenever is accessed segment data port-1 (ϕ L2E). For this reason, after setting up a data selection port, it can set up continuously.


Output data is +1 increment with OT count UP bit by executing one instruction. For this reason, it can be used as an address signal output when using an external memory etc. Output buffer capability can be changed at the time of an output setup. If OTB-UP bit is set "0", it becomes low output buffer (same performance of LCD output driver) and set "1", it becomes high output buffer. During output port setup, this bit is usually set to "1".

The power supply of this output port is used V_{LCD} doubler potential, when using it as an output port, remove for the capacitor of V_{LCD} doubler potential (between C3-C4) and connect with V_{DD} terminal and use V_{LCD} terminal.

Note: Data select port is +1 increment automatically whenever is accessed ϕ L2E, ϕ L2F, ϕ L3B, ϕ K3B on I/O map.

Note: If set "0" to OT count UP bit, it's not performed count-up.


Note: Refer to LCD driver item.



O MUTE Output


This is a dedicated 1-bit CMOS output port for muting control purposes.

1. MUTE Port




This port is accessed using an OUT1/IN1 instruction for which [CN = 8H] has been specified in the operand. The MUTE output is used for muting control. This function prevents noise from being generated during linear circuit switching when band is performed with the I/O port-1 or \overline{HOLD} input. This control is set up according to the contents of I/O bit and HOLD bit. POL bit sets up the logic of MUTE output. Please set up according to specification.

2. Circuit Composition of MUTE Output



O Test Port

Access is performed using an OUT1 instruction for which [CN = FH] has been specified in the operand, and an OUT2 instruction for which [CN = 6H] has been specified in the operand. "0" is usually set with the program.



If the following data is set as test port from #3 to #0, various signals can be made to output from MUTE terminal.

#3	#2	#1	#0	Data	MUTE Terminal Output		
0	0	0	0	0	MUTE output		
0	0	0	1	1	Programmable counter frequency		
0	0	1	0	2	Reference frequency		
۱	۱	۱	۱	۱	Prohibition		
0	1	0	1	5	CR VCO frequency		
ł	ł	ł	ł	ł	Deels ik it is a		
1	1	1	1	F	Prohibition		

O Application to an Emulator Chip

If TEST terminal is supplied "H" level (test mode), the device operates as an emulator chip. Three kinds of test modes are abailable and can constitute a soft development tool by using three devices.

Radio operation can be checked by the connection between this soft development tool and IC for tuners, performing soft development.

Please refer to TC932AFAG/AFCG software development tool specifications of a development tool.

Absolute Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{DD}	-0.3~4.0	V
Voltage doubler boosting voltage	V _{DB}	-0.3~4.0	V
Output voltage 1 (N-channel open drain)	V _{O1} (*)	-0.3~4.0	V
Output voltage 2 (N-channel open drain)	V _{O2} (*)	$-0.3 \sim V_{DB} + 0.3$	V
Output voltage 3 (N-channel open drain)	V _{O3} (*)	$-0.3 \sim V_{LCD} + 0.3$	V
Input voltage	V _{IN}	$-0.3 \sim V_{DD} + 0.3$	V
Power dissipation	PD	100	mW
Operating temperature	T _{opr}	-10~60	°C
Storage temperature	T _{stg}	-65~150	°C

*: V_{O1}: P3-0~P3-3 pin V_{O2}: P5-0~P5-3 pin V_{O3}: P8-0~P8-3, P9-0~P9-3 pin

Electrical Characteristics (unless otherwise specified, Ta = 25 °C, $V_{DD} = 1.5$ V)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit			
Range of operating supply voltage	V _{DD1}	—	Under CPU operation (*)	0.9	~	1.8	V			
Trange of operating supply voltage	V _{DD2}	—	Under PLL operation (*)	0.9	~	1.8	v			
Range of memory retention voltage	V _{HD}	_	Crystal oscillation stopped (CKSTP instruction executed) (*)	0.75	~	1.8	V			
Operating current	I _{DD1}	_	PLL operation (VHF mode), at input FMin = 230 MHz	—	6	10	mA			
	I _{DD2}	_	Under CPU operation only (PLL off, display turned on, V _{reg} Off)	—	40	80				
	I _{DD3}	_	Under CPU operation only (PLL off, display turned on, V _{reg} On)	—	50					
	I _{DD4}	_	In Hard wait mode, (PLL off, crystal oscillator operating only)	_	20	40	μΑ			
	I _{DD5}	_	At Soft wait executed, (PLL off, CPU stopped)	_	30	_				
	I _{DD6}	_	Under CPU accelerated operation, (CR oscillator operation, PLL off, display on)	_	250	500				
Memory retention current	I _{HD}	_	Crystal oscillation stopped (CKSTP instruction executed)	_	0.1	1.0	μΑ			
Crystal oscillation frequency	fxT	—	(*)	_	75	—	kHz			
Crystal oscillation start-up time	t _{st}	—	Crystal oscillation $f_{XT} = 75 \text{ kHz}$	_		1.0	s			
CR oscillation frequency	fcrw	_	V _{DD} = 1.1~1.8 V, Ta = -10~60°C	0.8	1.0	1.2	MHz			

*: Guaranteed when $V_{DD} = 0.9 \sim 1.8 \text{ V}$, Ta = $-10 \sim 60^{\circ} \text{C}$

	Voltage	Doubler	Boosting	Circuit
--	---------	---------	----------	---------

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Doubled voltage	V _{DB}	_	GND reference (V _{DB})	_	$V_{DD} \times 2$	_	V
Doubled voltage output current	I _{DB}	—	$V_{OH} = V_{DB} - 0.1 \text{ V } (V_{DB})$	-50	-200	_	μA
Doubled voltage reference voltage	V _{EE}	—	GND reference (V _{EE})	1.35	1.50	1.65	V
Constant voltage for phase comparator	V _{reg}	_	GND reference (V _{reg}) (*)	1.35	1.50	1.65	V
Constant voltage temperature characteristic	Dv	_	GND reference (V _{EE})	_	-5	_	mV/°C
Power supply output current for phase comparator	I _{reg}	_	$\label{eq:VOH} \begin{split} V_{OH} = V_{reg} - 0.1 \ V \ (V_{reg}) \\ (Note \ 1) \end{split}$	-50	-200	_	μΑ
Doubled voltage	V _{LCD}		GND reference (V _{LCD})	2.7	3.0	3.3	V
Doubled voltage output current	I _{LCD}	_	$\label{eq:VOH} \begin{split} V_{OH} = V_{LCD} - 0.1 \ V \ (V_{LCD}) \\ (Note \ 1) \end{split}$	-50	-200	_	μΑ

*: Guaranteed when $V_{DD} = 0.9$ ~1.8 V, Ta = -10~60°C

Note 1: The "H" level output current of the pin using the V_{reg}/V_{LCD} power supply must not exceed the power supply (doubled voltage: V_{DB}) output current.

Programmable Counter/IF Counter Operating Frequency Range

Characteristics	Symbol	Test Circuit	Test Condition		Min	Тур.	Max	Unit
OSCin (VHF mode)	f VHF	_	V _{IN} = 0.1 V _{p-p} , V _{DD} = 0.9~1.8 V	(*)	80	1	230	MHz
OSCin (FM mode)	f FM	_	V _{IN} = 0.1 V _{p-p} , V _{DD} = 0.9~1.8 V	(*)	60	~	130	MHz
OSCin (HF mode)	f HF1	_	V _{IN} = 0.1 V _{p-p} , V _{DD} = 0.9~1.8 V	(*)	3.0	~	30	MHz
	f HF2	_	V _{IN} = 0.1 V _{p-p} , V _{DD} = 0.9~1.8 V	(*)	1.0	~	10	IVITIZ
OSCin (LF mode)	f LF	_	V _{IN} = 0.1 V _{p-p} , V _{DD} = 0.9~1.8 V	(*)	0.5	~	8	MHz
IFin1, IFin2	f IF	_	V _{IN} = 0.1 V _{p-p} , V _{DD} = 0.9~1.8 V	(*)	0.3	~	12	MHz
PSC transfer delay time	tpd	_	C _L = 15 pF, V _{DD} = 1.1~1.8 V (PSC)	(*)	_		400	ns

*: Guaranteed when $V_{DD}=0.9{\sim}1.8$ V, $Ta=-10{\sim}60^{\circ}C$

Programmable Counter/IF Counter Input Amplitude Range

Characteristics	Symbol	Test Circuit	Test Condition		Min	Тур.	Max	Unit
OSCin (VHF mode)	V VHF	_	Same as for f VHF (*	*)	0.1	~	0.6	V _{p-p}
OSCin (FM mode)	V FM	-	Same as for f FM (*	*)	0.1	~	0.6	V _{p-p}
OSCin (HF mode)	V HF	_	Same as for f HF1~2 (*	*)	0.1	~	0.6	V _{p-p}
OSCin (LF mode)	V LF	_	Same as for f LF (*	*)	0.1	~	0.6	V _{p-p}
IFin1, IFin2	V IF	_	Same as for f IF (*	*)	0.1	~	0.6	V _{p-p}

*: Guaranteed when $V_{DD} = 0.9$ ~1.8 V, Ta = -10~60°C

LCD Common Output/Segment Output (COM1~COM4, S1~S18)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	IOH1	_	$ \begin{array}{l} V_{LCD} = 3 \ V, \\ V_{OH} = V_{LCD} - 0.3 \ V \\ (COM1 \text{-}COM4) \end{array} $	-0.10	-0.20	_	
		IOH2	_	$V_{LCD} = 3 V,$ $V_{OH} = V_{LCD} - 0.3 V (S_1 \sim S_{18})$	-0.05	-0.10		mA
	"L" level	IOL1	_	V _{LCD} = 3 V, V _{OL} = 0.3 V (COM1~COM4)	0.10	0.30		
		IOL2	_	$V_{LCD} = 3 V, V_{OL} = 0.3 V$ (S ₁ ~S ₁₈)	0.05	0.15	_	
Output voltage 1/2 level		VBS	_	No load (COM1~COM4)	1.35	1.5	1.65	V

Output Port, I/O Port (OT1~OT14, P8-0~P8-3, P9-0~P9-3)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	IOH3	_		-1.5	-3.0	_	mA
	"L" level	IOL3		$V_{LCD}=3~V,~V_{OL}=0.3~V$	1.5	3.0	_	
Input leak current	Input leak current		_	V _{IH} = V _{LCD} , V _{IL} = 0 V (P8-0~P8-3, P9-0~P9-3)			±1.0	μA
Input voltage	"H" level	VIH1	_	(P8-0~P8-3, P9-0~P9-3)	V _{DD} × 0.8	~	V _{DD}	V
	"L" level	V _{IL1}		(P8-0~P8-3, P9-0~P9-3)	0	~	$V_{DD} \times 0.2$	V

Note 2: The "H" level output current is the current when the pin power supply is fixed. Make sure that pins using the V_{reg}/V_{LCD} power supply do not exceed the power supply (doubled voltage: V_{DB}) output current.

I/O Port (P1-0~P5-3)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
	"H" level	IOH4	_		-0.4	-0.8	_	
		IOH5	_	$V_{DD} = 0.9 V,$ $V_{OH} = V_{DD} - 0.2 V$ (I/O port P2, P4)	-0.04	-0.2	_	
Output current		IOL4	_	V _{DD} = 1.5 V, V _{OL} = 0.2 V (except I/O port P3)	0.5	1.0	_	mA
	"L" level	IOL5	_	V _{DD} = 0.9 V, V _{OL} = 0.2 V (except I/O port P3)	0.1	0.3	_	
		IOL6	_	$V_{DD} = 0.9$ ~1.8 V, $V_{OL} = 0.2$ V (I/O port P3)	1.0	2.0	_	
Input leak current		ILI	_	V _{IH} = V _{DD} , V _{IL} = 0 V (I/O port P1, P2, P4)	_	_	±1.0	
			_	V _{IH} = 3.6 V, V _{IL} = 0 V (I/O port P3)		_	±1.0	μA
			_	$V_{IH} = V_{DB}, V_{IL} = 0 V$ (I/O port P5)		_	±1.0	
	"H" level	V _{IH2}	_	except I/O port 3	$V_{DD} \times 0.8$	~	V _{DD}	
Input voltage		V _{IH4}	_	I/O port 3	$V_{DD} \times 0.8$	~	3.6	V
	"L" level	V _{IL2}	_	—	0	~	$V_{DD} \times 0.2$	
Input pull-down resistor		RIN1	_	When P1-0~P1-3 are set to pull-down or pull-up	30	60	120	kΩ
SCK clock external input frequency		fsio		When I/O port P3-3 are set to serial clock input		_	200	kHz

MUTE Output

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	IOH4	_	$ \begin{array}{l} V_{DD} = 1.5 \text{ V}, \\ V_{OH} = V_{DD} - 0.2 \text{ V} \end{array} $	-0.4	-0.8		
		IOH5	_	$\label{eq:VDD} \begin{array}{l} V_{DD} = 0.9 \ V, \\ V_{OH} = V_{DD} - 0.2 \ V \end{array}$	-0.04	-0.2	_	mA
	"L" level	IOL4		$V_{DD} = 1.5 \text{ V}, V_{OL} = 0.2 \text{ V}$	0.5	1.0	_	
		IOL5	_	$V_{DD}=0.9~V,~V_{OL}=0.2~V$	0.1	0.3	_	

HOLD, INTR1/2, IN1/2 Input Port, RESET Input

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input leak current		ILI	_	$V_{IH}=V_{DD},\ V_{IL}=0\ V$	_	_	±1.0	μA
Input voltage	"H" level	V _{IH3}	_	_	VDD × 0.8	~	V _{DD}	V
	"L" level	V _{IL3}		_	0	1	$V_{DD} \times 0.2$	v

Note 2: The "H" level output current is the current when the pin power supply is fixed. Make sure that pins using V_{reg}/V_{LCD} power supply do not exceed the power supply (doubled voltage: V_{DB}) output current.

A/D Converter (ADin1~ADin4)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Analog input voltage range	VAD	_	_	0	~	V _{DB}	V
Resolution	VRES		_	_	6	_	bit
Conversion total error	_	_	_	_	±0.5	±1.0	LSB
Analog input leak	ILI	_		_	_	±1.0	μA

DO Output

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	IOH4	_	$V_{reg} = 1.5 V,$ $V_{OH} = V_{reg} - 0.2 V$ (Note 2)	-0.4	-0.8		mA
	"L" level	IOL4	_	$V_{reg} = 1.5 \text{ V}, \text{ V}_{OL} = 0.2 \text{ V}$	0.5	1.0	_	
Output off leak current		ITL	_	$\label{eq:VDD} \begin{array}{l} V_{DD} = 1.5 \ \text{V}, \ V_{TLH} = 1.5 \ \text{V}, \\ V_{TLL} = 0 \ \text{V} \end{array}$		_	±100	nA

Others

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input pull-down resistance	RIN2	—	(TEST)	5	10	30	kΩ
XIN amp. feedback resistance	RfXT	—	(XIN-XOUT)	_	20	_	MΩ
XOUT output resistance	ROUT	—	(XOUT)	_	4	_	kΩ
Input amp. feedback resistance	Rf _{IN1}	_	VHF mode, FM mode (OSCin)	100	200	400	
		—	HF mode, LF mode (OSCin)	300	600	1200	kΩ
	Rf _{IN2}	_	(IFin1, IFin2)	300	600	1200	

Note 2: The "H" level output current is the current when the pin power supply is fixed.


Make sure that pins using V_{reg}/V_{LCD} power supply do not exceed the power supply (doubled voltage: V_{DB}) output current.

TC9329AFAG/AFCG

Unit: mm

Package Dimensions

LQFP64-P-1010-0.50E




Weight: 0.32 g (typ.)

Package Dimensions

TQFP64-P-1010-0.50C



TC9329AFAG/AFCG



Note: Lead type SN-Ag

Weight: 0.26 g (typ.)

About solderability, following conditions were confirmed

• Solderability

- (1) Use of Sn-37Pb solder Bath
 - solder bath temperature = 230°C
 - · dipping time = 5 seconds
 - \cdot the number of times = once
 - · use of R-type flux
- (2) Use of Sn-3.0Ag-0.5Cu solder Bath
 - · solder bath temperature = $245^{\circ}C$
 - dipping time = 5 seconds
 - \cdot the number of times = once
 - use of R-type flux

RESTRICTIONS ON PRODUCT USE

060116EBA

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E