

TDA7269A

14W+14W STEREO AMPLIFIER WITH MUTE & ST-BY


DZSC.COM

- WIDE SUPPLY VOLTAGE RANGE UP TO +20V
- SPLIT SUPPLY
- HHIGH OUTPUT POWER 14+14W ... - 1070, KL= 8Ω, V_S = ±16V

 ■ NO POP AT TURN-ON/OFF

 ■ MUTE (POP EDEE)


- STAND-BY FEATURE (LOW I_q)
- SHORT CIRCUIT PROTECTION TO GND
- THERMAL OVERLOAD PROTECTION



DESCRIPTION

The TDA7269A is class AB Dual Audio Power amplifier assembled in the Multiwatt package, specially designed for high quality sound application as Hi-Fi music centers and stereo TV sets.

Figure 1. Typical Application Circuit






ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	DC Supply Voltage	±22	V
Io	Output Power Current (internally limited)	3	Α
P _{tot}	Total Power Dissipation (Tamb = 70°C)	40	W
T _{op}	Operating Temperature	0 to 70	°C
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C


PIN CONNECTION (Top view)



THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th j-case}	Thermal Resistance Junction-case Max.	2.8	°C/W

Figure 2. Single Supply Application



2/9

ELECTRICAL CHARACTERISTCS (Refer to the test circuit $V_S = \pm 16V$; $R_L = 8\Omega$; $R_S = 50\Omega$; $G_V = 30dB$, f = 1KHz; $T_{amb} = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range	$R_L = 8\Omega$	±5		±20	V
		$R_L = 4\Omega$	±5		±15	V
Iq	Total Quiescent Current			60	100	mA
Vos	Input Offset Voltage		-25		25	mV
I _b	Non Inverting Input Bias Current			500		nA
P _O	Output Power	$THD = 10\%;$ $R_L = 8\Omega;$ $V_S = \pm 12.5V; R_L = 4\Omega;$	12 8	14 10		W
		$THD = 1\%;$ $R_L = 8\Omega;$ $V_S = \pm 12.5V; R_L = 4\Omega;$	9	11 7.5		W W
THD	Total Harmonic Distortion	$R_L = 8\Omega$; $P_O = 1W$; $f = 1KHz$;		0.03		%
		$R_L = 8\Omega$; $P_O = 0.1$ to 7W; $f = 100$ Hz to 15KHz;			0.7	%
		$R_L = 4\Omega$; $P_O = 1W$; $f = 1KHz$;		0.02		%
		$R_L = 4\Omega; \ V_S = \pm 10V;$ $P_O = 0.1 \ to \ 5W;$ $f = 100Hz \ to \ 15KHz;$			1	%
Ст	Cross Talk	f = 1KHz; f = 10KHz;	50	70 60		dB dB
SR	Slew Rate		6.5	10		V/μs
G _{OL}	Open Loop Voltage Gain			80		dB
e _N	Total Output Noise	A Curve f = 20Hz to 22KHz		3 4	8	μV μV
Ri	Input Resistance		15	20		ΚΩ
SVR	Supply Voltage Rejection (each channel)	f = 100Hz; V _R = 0.5V		60		dB
Tj	Thermal Shut-down Junction Temperature			145		°C
MUTE FU	NCTION [ref +V _S] (*)					
VT_{MUTE}	Mute /Play threshold		-7	-6	-5	V
A _{MUTE}	Mute Attenuation		60	70		dB
STAND-B	Y FUNCTIONS [ref: +V _S] (only for	Split Supply)	•			
VT _{ST-BY}	Stand-by Mute threshold		-3.5	-2.5	-1.5	V
A _{ST-BY}	Stand-by Attenuation			110		dB
I _{qST-BY}	Quiescent Current @ Stand-by			3	6	mA
		•		•		


^(*) In mute condition the current drawn from Pin 5 must be ≤650µA

MUTE STAND-BY FUNCTION

The pin 5 (MUTE/STAND-BY) controls the amplifier status by two different thresholds, referred to +V_S.

- When V_{pin5} higher than = + V_S -2.5V the amplifier is in Stand-by mode and the final stage generators are off.
- When V_{pin5} between + V_S -2.5V and + V_S -6V the final stage current generators are switched on and the amplifier is in mute mode.
- When V_{pin5} is lower than +V_S -6V the amplifier is play mode.

Figure 3.



4/9




Figure 4. Test and Application Circuit (Stereo Configuration)

APPLICATION SUGGESTIONS (Demo Board Schematic)

The recommended values of the external components are those shown the demoboard schematic different values can be used, the following table can help the designer.

COMPONENT	SUGGESTION VALUE	PURPOSE	LARGER THAN RECOMMENDED VALUE	SMALLER THAN RECOMMENDED VALUE
R1	10ΚΩ	Mute Circuit	Increase of Dz Biasing Current	
R2	15ΚΩ	Mute Circuit	V _{pin} #5 Shifted Downward	V _{pin} #5 Shifted Upward
R3	18ΚΩ	Mute Circuit	V _{pin} #5 Shifted Upward	V _{pin} #5 Shifted Downward
R4	15ΚΩ	Mute Circuit	V _{pin} #5 Shifted Upward	V _{pin} #5 Shifted Downward
R5, R8	18ΚΩ	Closed Loop Gain	Increase of Gain	
R6, R9	560Ω	Setting (*)	Decrease of Gain	
R7, R10	4.7Ω	Frequency Stability	Danger of Oscillations	Danger of Oscillations
C1, C2	1μF	Input DC Decoupling		Higher Low Frequency Cutoff
C3	1μF	St-By/Mute Time Constant	Larger On/Off Time	Smaller On/Off Time
C4, C6	1000μF	Supply Voltage Bypass		Danger of Oscillations
C5, C7	0.1μF	Supply Voltage Bypass		Danger of Oscillations
C8, C9	0.1μF	Frequency Stability		
Dz	5.1V	Mute Circuit		

^(*) Closed loop gain has to be ≥25dB

BRIDGE APPLICATION

Another application suggestion concerns the Bridge configuration , where the two power amplifiers are connected as shown by the schematic diagrams of figure 5 "Split Power Supply" , and figure 6 "Single Power Supply".

This application shows, however, some operative limits due to dissipation and current capability of the output stage.


For this reason we recommend to use the TDA7269A in BTL with the following supply voltages depending on the used load impedance (for the single supply consider double Vs):

±Vs (V)	Rload (ohm)
14	8
11	6
10	4

The detected characteristics of THD vs Pout are shown in figg: 7, 8 and 9 for the different load impedances. With Rload = 80hm , $Vs = \pm 14V$ the maximum output power obtainable is 30W at THD = 10% (fig. 9). With Rload = 60hm , $Vs = \pm 12V$ the maximum output power obtainable is 28W at THD = 10% (fig. 8). With Rload = 40hm , $Vs = \pm 10V$ the maximum output power obtainable is 20W at THD=10% (fig. 7).

We suggest not to exceed the suggested supply voltages in order to avoid the current limiter intervention.

Figure 5. Split Power Supply Application Diagram






Figure 6. Single Power Supply Application Diagram

Figure 7. Distortion vs Output Power




Figure 9. Distortion vs Output Power







Figure 8. Distortion vs Output Power



	mm			inch		
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
E	0.49		0.55	0.019		0.022
F	0.88		0.95	0.035		0.037
G	1.45	1.7	1.95	0.057	0.067	0.077
G1	16.75	17	17.25	0.659	0.669	0.679
H1	19.6			0.772		
H2			20.2			0.795
L	21.9	22.2	22.5	0.862	0.874	0.886
L1	21.7	22.1	22.5	0.854	0.87	0.886
L2	17.4		18.1	0.685		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
М	4.25	4.55	4.85	0.167	0.179	0.191
M1	4.73	5.08	5.43	0.186	0.200	0.214
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152

OUTLINE AND MECHANICAL DATA





8/9

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 2002 STMicroelectronics - All Rights Reserved

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

