

# **TDA7350A**

# 22W BRIDGE-STEREO AMPLIFIER FOR CAR RADIO

#### 1 General Features

- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOSTRAP CAPACITORS
- HIGH OUTPUT POWER
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT
- FIXED GAIN (30dB STEREO)
- PROGRAMMABLE TURN-ON DELAY


#### 1.1 PROTECTIONS

- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- LOUDSPEAKER PROTECTION
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND
- ESD

## 2 Description

The TDA7350A is a new technology class AB Au-

Figure 2. Application Circuit (Bridge)



**Table 1. Order Codes** 

Part Number	Package
TDA7350A	Multiwatt11

dio Power Amplifier in the Multiwatt® package designed for car radio applications.

Thanks to the fully complementary PNP/NPN output configuration the high power performance of the TDA7350A is obtained without bootstrap capacitors.

A delayed turn-on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly inductive loads.







Figure 3. Pin connection (Top view)



**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (t = 50ms)	40	V
lo	Output Peak Current (non rep. t = 100μs)	5	Α
lo	Output Peak Current (rep. freq. > 10Hz)	4	Α
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 85°C	36	W
T <sub>stg</sub> , T <sub>j</sub>	Storage and Junction Temperature	-40 to 150	°C

**Table 3. Thermal Data** 

Ī	Symbol	Parameter	Value	Unit
Ī	R <sub>thj-case</sub>	Thermal Resistance Junction-case Max.	1.8	°C/W

**Table 4. Electrical Characteristcs** 

(Refer to the test circuits,  $T_{amb} = 25$ °C,  $V_S = 14.4V$ , f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		8		18	V
Id	Total Quiescent Drain Current	stereo configuration			120	mA
A <sub>SB</sub>	Stand-by attenuation		60	80		dB
I <sub>SB</sub>	Stand-by Current				100	μA
T <sub>sd</sub>	Thermal Shut-down Junction Temperature			150		°C

 $\textbf{Table 4. Electrical Characteristcs} \ \, \text{(continued)} \\ \, \text{(Refer to the test circuits, $T_{amb} = 25^{\circ}$C, $V_{S} = 14.4$V, $f = 1$KHz unless otherwise specified)}$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
STEREO		•	<b>.</b>	•		
P <sub>o</sub>	Output Power (each channel)	$d = 10\%$ $R_L = 2\Omega$ $R_L = 3.2\Omega$ $R_L = 4\Omega$	7	11 8 6.5		W W W
		$d = 10\%; V_S=13.2V$ $R_L=2\Omega$ $R_L=3.2\Omega$ $R_L=4\Omega$		9 6.5 5.5		W W W
d	Distortion	Po = 0.1 to 4W; $R_L = 3.2\Omega$			0.5	%
SVR	Supply Voltage Rejection	$R_g = 10k\Omega f = 100Hz$ $C3 = 22\mu F$ $C3 = 100\mu F$	45	50 57		dB dB
Ст	Crosstalk	f = 1KHz f = 10KHz	45	55 50		dB dB
RI	Input Resistance		30	50		KΩ
Gv	Voltage Gain		27	29	31	dB
G <sub>V</sub>	Voltage Gain Match				1	dB
E <sub>IN</sub>	Input Noise Voltage	$\begin{array}{c} R_{g} = 50\Omega(^{*}) \\ R_{g} = 10K\Omega(^{*}) \\ R_{g} = 50\Omega(^{**}) \\ R_{g} = 10K\Omega(^{**}) \end{array}$		1.5 2 2 2.7	7	μV μV μV
BRIDGE			l .	ı		
Po	Output Power	$\begin{aligned} &\text{d} = 10\%; \ \text{R}_L \text{=} \ 4\Omega \\ &\text{d} = 10\%; \ \text{R}_L \text{=} \ 3.2\Omega \end{aligned}$	16	20 22		W W
		$\begin{aligned} &d=10\%; \ V_S=13.2V \\ &R_L=4\Omega \\ &R_L=3.2\Omega \end{aligned}$		17.5 19		W W
d	Distortion	P <sub>o</sub> = 0.1 to 10W; R <sub>L</sub> = 4W			1	%
Vos	Output Offset Voltage				250	mV
SVR	Supply Voltage Rejection	$R_g = 10k\Omega \ f = 100Hz$ $C3 = 22\mu F$ $C3 = 100\mu F$	45	50 57		dB dB
R <sub>I</sub>	Input Resistance			50		ΚΩ
G <sub>V</sub>	Voltage Gain		33	35	37	dB
E <sub>IN</sub>	Input Noise Voltage	$\begin{array}{l} R_g \!\!\!\! = \!\!\!\! 50\Omega(^*) \\ R_g \!\!\!\!\! = \!\!\!\! 10 K\Omega(^*) \\ R_g \!\!\!\! = \!\!\!\! 50\Omega(^{**}) \\ R_g \!\!\!\! = \!\!\!\! 10 K\Omega(^{**}) \end{array}$		2 2.5 2.7 3.2		μV μV μV

<sup>(\*)</sup> Curve A (\*\*) 22Hz to 22KHz

Figure 4. STEREO Test and Application Circuit




Figure 5. P.C. Board and Layout (STEREO) of the circuit of fig. 4




Figure 6. BRIDGE Test and Application Circuit





Figure 7. P.C. Board and Layout (BRIDGE) of the circuit of fig. 6



**Table 5. Recommended Values of the External Components** 

(ref. to the Stereo Test and Application Circuit)

Component	Recommended Value	Purpose	Larger than the Recomm. Value	Smaller than the Recomm. Value
C1	0.22μF	Input — Decoupling (CH1)		_
C2	0.22μF	Input Decoupling (CH2)		_
C3	100μF	Supply Voltage Rejection Filtering Capacitor  Longer Turn-On Delay Time		Worse Supply Voltage Rejection. Shorter Turn-On Delay Time Danger of Noise (POP)
C4	22μF	Stand-By Delayed Turn-Off by Stand By Switch		Danger of Noise (POP)
C5	220μF (min)	Supply By-Pass		Danger of Oscillations
C6	100nF (min)	Supply By-Pass		Danger of Oscillations
C7	2200μF	Output Decoupling CH2	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay

Figure 8. Output Power vs. Supply Voltage (Stereo)




Figure 9. Output Power vs. Supply Voltage (Stereo)




Figure 10. Output Power vs. Supply Voltage (Stereo)





Figure 11. Output Power vs. Supply Voltage (Bridge)



**A** 

Figure 12. Output Power vs. Supply Voltage (Bridge)




Figure 13. Drain Current vs Supply Voltage (Stereo)




Figure 14. Distortion vs Output Power (Stereo)




Figure 15. Distortion vs Output Power (Stereo)




Figure 16. Distortion vs Output Power (Stereo)




Figure 17. Distortion vs Output Power (Bridge)




Figure 18. SVR vs. Frequency &  $C_{\text{SVR}}$  (Stereo)




Figure 19. SVR vs. Frequency &  $C_{\text{SVR}}$ ; (Stereo)




Figure 20. SVR vs. Frequency & C<sub>SVR</sub>; (Bridge)




Figure 21. SVR vs. Frequency & C<sub>SVR</sub>; (Bridge)




Figure 22. Crosstalk vs. Frequency (Stereo)





Figure 23. Power Dissipation & Efficiency vs. Output Power (Stereo)



**A**7/

Figure 24. Power Dissipation & Efficiency vs. Output Power (Stereo)




Figure 25. Power Dissipation & Efficiency vs. Output Power (Bridge)





Figure 26. Power Dissipation & Efficiency vs. Output Power (Bridge))



## 3 Amplifier Organization

The TDA7350A has been developed taking care of the key concepts of the modern power audio amplifier for car radio such as: space and costs saving due to the minimized external count, excellent electrical performances, flexibility in use, superior reliability thanks to a built-in array of protections. As a result the following performances has been achieved:

- NO NEED OF BOOTSTRAP CAPACITORS EVEN AT THE HIGHEST OUTPUT POWER LEVELS
- ABSOLUTE STABILITY WITHOUT EXTERNAL COMPENSATION THANKS TO THE NNOVA-TIVE OUT STAGE CONFIGURATION, ALSO ALLOWING INTERNALLY FIXED LOSED LOOP LOWER THAN COMPETITORS
- LOW GAIN (30dB STEREO FIXED WITHOUT ANY EXTERNAL COMPONENTS) IN ORDER TO MINIMIZE THE OUTPUT NOISE AND OP-TIMIZE SVR
- SILENT MUTE/ST-BY FUNCTION FEATUR-ING ABSENCE OF POP ON/OFF NOISE
- HIGH SVR
- STEREO/BRIDGE OPERATION WITHOUT ADDITION OF EXTERNAL COMPONENT
- AC/DC SHORT CIRCUIT PROTECTION (TO GND, TO V<sub>S</sub>, ACROSS THE LOAD)
- LOUDSPEAKER PROTECTION
- DUMP PROTECTION
- ESD PROTECTION

## 4 Block Description

#### 4.1 Polarization

The device is organized with the gain resistors directly connected to the signal ground pin i.e. without gain capacitors (fig. 27).

The non inverting inputs of the amplifiers are connected to the SVR pin by means of resistor dividers, equal to the feedback networks. This allows the outputs to track the SVR pin which is sufficiently slow to avoid audible turn-on and turn-off transients.

#### 4.2 SVR

The voltage ripple on the outputs is equal to the one on SVR pin: with appropriate selection of CSVR, more than 55dB of ripple rejection can be obtained.

#### 4.3 Delayed Turn-on (muting)

The CSVR sets a signal turn-on delay too. A circuit is included which mutes the device until the voltage on SVR pin reaches ~2.5V typ (fig. 28). The mute function is obtained by duplicating the input differential pair (fig. 29): it can be switched to the signal source or to an internal mute input. This feature is necessary to prevent transients at the inputs reaching the loudspeaker(s) immediately after power-on).

Fig. 28 represents the detailed turn-on transient with reference to the stereo configuration. At the poweron the output decoupling capacitors are charged through an internal path but the device itself remains switched off (Phase 1 of the represented diagram).

When the outputs reach the voltage level of about 1V (this means that there is no presence of short circuits) the device switches on, the SVR capacitor starts charging itself and the output tracks exactly the SVR pin.

During this phase the device is muted until the SVR reaches the "Play" threshold (~2.5V typ.), after that the music signal starts being played.

## 4.4 Stereo/Bridge Switching

There is also no need for external components for changing from stereo to bridge configuration (figg. 27-30). A simple short circuit between two pins allows phase reversal at one output, yet maintaining the quiescent output voltage.

#### 4.5 Stand-by

The device is also equipped with a stand-by function, so that a low current, and hence low cost switch, can be used for turn on/off.

#### 4.6 Stability

The device is provided with an internal compensation wich allows to reach low values of closed loop gain. In this way better performances on S/N ratio and SVR can be obtained.

Figure 27. Block Diagram; Stereo Configuration




Figure 28. Turn-on Delay Circuit




Figure 29. Mute Function Diagram




Figure 30. Block Diagram; Bridge Configuration




Figure 31. ICV - PNP Gain vs. IC




Figure 32. ICV - PNP  $V_{\text{CE(sat)}}$  vs.  $I_{\text{C}}$ 





Figure 33. ICV - PNP cut-off frequency vs. IC



#### 4.7 OUTPUT STAGE


Poor current capability and low cutoff frequency are well known limits of the standard lateral PNP.

Composite PNP-NPN power output stages have been widely used, regardless their high saturation drop. This drop can be overcome only at the expense of external components, namely, the bootstrap capacitors. The availability of 4A isolated collector PNP (ICV PNP) adds versatility to the design. The performance of this component, in terms of gain,  $V_{\text{CEsat}}$  and cut-off frequency, is shown in fig. 31, 32, 33 respectively. It is realized in a new bipolar technology, characterized by topbottom isolation techniques, allowing the implementation

**A**7/

of low leakage diodes, too. It guarantees  $BV_{CEO} > 20V$  and  $BV_{CBO} > 50V$  both for NPN and PNP transistors. Basically, the connection shown in fig. 34 has been chosen. First of all because its voltage swing is rail-to-rail, limited only by the  $V_{CEsat}$  of the output transistors, which are in the range of  $0.3\Omega$  each. Then, the gain VOUT/VIN is greater than unity, approximately 1+R2/R1. (VCC/2 is fixed by an auxiliary amplifier common to both channel). It is possible, controlling the amount of this local feedback, to force the loop gain (A .  $\beta$ ) to less than unity at frequencies for which the phase shift is 180°. This means that the output buffer is intrinsically stable and not prone to oscillation.

Figure 34. The New Output Stage



In contrast, with the circuit of fig. 35, the solution adopted to reduce the gain at high frequencies is the use of an external RC network.

#### 4.8 AMPLIFIER BLOCK DIAGRAM

The block diagram of each voltage amplifier is shown in fig. 36. Regardless of production spread, the current in each final stage is kept low, with enough margin on the minimum, below which cross-over distortion would appear.

Figure 35. A Classical Output Stage





Figure 36. Amplifier Block Diagram



#### 4.9 BUILT-IN PROTECTION SYSTEMS

#### 4.9.1 Short Circuit Protection

The maximum current the device can deliver can be calculated by considering the voltage that may be present at the terminals of a car radio amplifier and the minimum load impedance.

Apart from consideration concerning the area of the power transistors it is not difficult to achieve peak currents of this magnitude (5A peak).

However, it becomes more complicated if AC and DC short circuit protection is also required. In particular, with a protection circuit which limits the output current following the SOA curve of the output transistors it is possible that in some conditions (highly reactive loads, for example) the protection circuit may intervene during normal operation. For this reason each amplifier has been equipped with a protection circuit that intervenes when the output current exceeds 4A.


Fig 37 shows the protection circuit for an NPN power transistor (a symmetrical circuit applies to PNP). The VBE of the power is monitored and gives out a signal, available through a cascode.

This cascode is used to avoid the intervention of the short circuit protection when the saturation is below a given limit.

The signal sets a flip-flop which forces the amplifier outputs into a high impedance state.

In case of DC short circuit when the short circuit is removed the flip-flop is reset and restarts the circuit (fig. 41). In case of AC short circuit or load shorted in Bridge configuration, the device is continuously switched in ON/OFF conditions and the current is limited.

Figure 37. Circuitry for Short Circuit Detection



#### 4.9.2 Load Dump Voltage Surge

The TDA7350A has a circuit which enables it to withstand a voltage pulse train on pin 9, of the type shown in fig. 39.

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in fig. 38. With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Figure 38.





Figure 39.



#### 4.9.3 Polarity Inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

#### 4.10 Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7350A protection diodes are included to avoid any damage.

#### 4.10.1 DC Voltage

The maximum operating DC voltage for the TDA7350A is 18V. However the device can withstand a DC voltage up to 28V with no damage.

This could occur during winter if two batteries are series connected to crank the engine.

#### 4.10.2Thermal Shut-down


The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2) the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all happens is that  $P_0$  (and therefore  $P_{tot}$ ) and Id are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 40 shows the dissi-

pable power as a function of ambient temperature for different thermal resistance.


Figure 40. Maximum Allowable Power Dissipation vs. Ambient Temperature



The TDA7350A guarantees safe operations even for the loudspeaker in case of accidental shortcircuit.

Whenever a single OUT to GND, OUT to  $V_S$  short circuit occurs both the outputs are switched OFF so limiting dangerous DC current flowing through the loudspeaker.

Figure 41. Restart Circuit



## 5 Application Hints

This section explains briefly how to get the best from the TDA7350A and presents some application circuits with suggestions for the value of the components. These values can change depending on the characteristics that the designer of the car radio wants to obtain, or other parts of the car radio that are connected to the audio block.

To optimize the performance of the audio part it is useful (or indispensable) to analyze also the parts outside this block that can have an interconnection with the amplifier.

This method can provide components and system cost saving.

#### 5.1 Reducing Turn On-Off Pop

The TDA7350A has been designed in a way that the turn on(off) transients are controlled through the charge(discharge) of the Csvr capacitor.

As a result of it, the turn on(off) transient spectrum contents is limited only to the subsonic range. The following section gives some brief notes to get the best from this design feature(it will refer mainly to the stereo application which appears to be in most cases the more critical from the pop viewpoint. The bridge connection in fact, due to the common mode waveform at the outputs, does not give pop effect).

#### 5.2 TURN-ON

Fig. 42 shows the output waveform (before and after the "A" weighting filter) compared to the value of  $C_{\mbox{\scriptsize svr}}$ .

Better pop-on performance is obtained with higher  $C_{svr}$  values (the recommended range is from  $22\mu F$  to  $220\mu F$ ).

The turn-on delay (during which the amplifier is in mute condition) is a function essentially of :  $C_{\text{out}}$ ,  $C_{\text{svr}}$ . Being:


$$T1 \approx 120 \cdot C_{out}$$
 
$$T2 \approx 1200 \cdot C_{svr}$$

The turn-on delay is given by:


The best performance is obtained by driving the stby pin with a ramp having a slope slower than 2V/ ms.

## Figure 42.


**a)** 
$$C_{svr} = 22 \mu F$$



**b)** 
$$C_{svr} = 47 \mu F$$



**c**)  $C_{svr} = 100 \mu F$ 



#### 5.3 TURN-OFF

A turn-off pop can occur if the st-by pin goes low with a short time constant (this can occur if other car radio sections, preamplifiers, radio.. are supplied through the same st-by switch).

This pop is due to the fast switch-off of the internal current generator of the amplifier.

If the voltage present across the load becomes rapidly zero (due to the fast switch off) a small pop occurs, depending also on Cout, Rload.

The parameters that set the switch off time constant of the st-by pin are:

- the st-by capacitor (Cst-by)
- the SVR capacitor (Csvr)
- resistors connected from st-by pin to ground (Rext)

The time constant is given by:

 $T \approx Csvr \cdot 2000\Omega$  // Rext + Cst-by  $\cdot$  2500 $\Omega$  // Rext

The suggested time constants are:

T > 120ms with  $C_{out} = 1000 \mu F$ ,  $R_L = 4$ ohm, stereo

T > 170ms with  $C_{out} = 2200 \mu F$ ,  $R_L = 40 hm$ , stereo

If Rext is too low the Csvr can become too high and a different approach may be useful (see next section).

Figg 43, 44 show some types of electronic switches ( $\mu P$  compatible) suitable for supplying the st-by pin (it is important that Qsw is able to saturate with  $V_{CE} \le 150 \text{mV}$ ).

Also for turn off pop the bridge configuration is superior, in particular the st-by pin can go low faster.

#### 5.4 Global Approach to Solving Pop Problem by Using the Muting/Turn On Delay Function

In the real case turn-on and turn-off pop problems are generated not only by the power amplifier, but also (very often) by preamplifiers,tone controls, radios etc. and transmitted by the power amplifier to the loud-speaker.

A simple approach to solving these problems is to use the mute characteristics of the TDA7350A. If the SVR pin is at a voltage below 1.5 V, the mute attenuation (typ)is 30dB .The amplifier is in play mode when Vsvr overcomes 3.5 V.

With the circuit of fig 45 we can mute the amplifier for a time Ton after switch-on and for a time Toff after switch-off. During this period the circuitry that precedes the power amplifier can produce spurious spikes that are not transmitted to the loudspeaker.

This can give back a very simple design of this circuitry from the pop point of view. A timing diagram of this circuit is illustrated in fig 46.

Other advantages of this circuit are:

- A reduced time constant allowance of stand-by pin turn off. Consequently it is possible to drive all the car-radio with the signal that drives this pin.
- A better turn-off noise with signal on the output. To drive two stereo amplifiers with this circuit it is possible to use the circuit of fig 47.

Figure 43.




Figure 44.




Figure 45.






Figure 46.



**A**7/

Figure 47.



#### 5.5 Balance Input In Bridge Configuration

A helpful characteristic of the TDA7350A is that, in bridge configuration, a signal present on both the input capacitors is amplified by the same amount and it is present in phase at the outputs, so this signal does not produce effects on the load. The typical value of CMRR is 46 dB.

Looking at fig 48, we can see that a noise signal from the ground of the power amplifier to the ground of the hypothetical preamplifier is amplified of a factor equal to the gain of the amplifier  $(2 \cdot Gv)$ . Using a configuration of fig. 49 the same ground noise is present at the output multiplied by the factor  $2 \cdot Gv/200$ .

This means less distortion,less noise (e.g. motor cassette noise) and/or a simplification of the layout of PC board.

The only limitation of this balanced input is the maximum amplitude of common mode signals (few tens of millivolt) to avoid a loss of output power due to the common mode signal on the output, but in a large number of cases this signal is within this range.

#### 5.6 High Gain, Low Noise Application

The following section describes a flexible preamplifier having the purpose to increase the gain of the TDA7350A.

Figure 48.





Figure 49.



**77** 

## **TDA7350A**


A two transistor network (fig. 50) has been adopted whose components can be changed in order to achieve the desired gain without affecting the good performances of the audio amplifier itself.

The recommended values for 40 dB overall gain are :

Table 6.

Resistance	Stereo	Stereo
R1	10ΚΩ	10ΚΩ
R2	4.3ΚΩ	16ΚΩ
R3	10ΚΩ	24ΚΩ
R4	50ΚΩ	50ΚΩ

Figure 50.





# 6 Package Information

Figure 51. Multiwatt11 (Vertical) Mechanical Data & Package Dimensions

DIM.	mm				inch	
DIN.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
Е	0.49		0.55	0.019		0.022
F	0.88		0.95	0.035		0.037
G	1.45	1.7	1.95	0.057	0.067	0.077
G1	16.75	17	17.25	0.659	0.669	0.679
H1	19.6			0.772		
H2			20.2			0.795
L	21.9	22.2	22.5	0.862	0.874	0.886
L1	21.7	22.1	22.5	0.854	0.87	0.886
L2	17.4		18.1	0.685		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
М	4.25	4.55	4.85	0.167	0.179	0.191
M1	4.73	5.08	5.43	0.186	0.200	0.214
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152

# OUTLINE AND MECHANICAL DATA





## **TDA7350A**

## **Table 7. Revision History**

Date	Revision	Description of Changes
February 2005	1	First Issue

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

