Philips Semiconductors

Preliminary specification

Small signal combination IC for colour TV

TDA8302

FEATURES

- · Gain controlled vision IF amplifier
- Synchronous demodulator for negative demodulation
- AGC detector operating on peak sync
- Tuner AGC
- AFC circuit with sample-and-hold and on/off-switch
- · Video preamplifier
- Video switch to select either the internal video signal or an external video signal
- Horizontal synchronization circuit with two control loops
- Vertical synchronization (divider system), ramp generator for 60 Hz only
- Transmitter identification (mute)
- · Sandcastle pulse generation
- VCR/auto VCR switch.

GENERAL DESCRIPTION

The device includes a three-stage video IF amplifier, AFC and AGC circuitry, integral three-level sandcastle pulse generator, fully synchronized horizontal and vertical time bases with drive circuits, a video switch and a transmitter identification/mute circuit. A functional colour TV receiver can thus be realised with the addition of a tuner, audio demodulator and amplifier, chrominance decoder and respective line and field deflection circuitry.

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE					
	PINS	PIN POSITION	MATERIAL	CODE		
TDA8302	32	DIL .	plastic	SOT201		

FUNCTIONAL DESCRIPTION

Video IF amplifier, demodulator and video amplifier

Each of the three AC-coupled IF stages permits the omission of DC feedback and possesses a control range in excess of 20 dB.

The IF amplifier is followed by a passive synchronous demodulator providing a regenerated carrier signal. This is limited by a logarithmic limiter circuit prior to its application to the demodulator. Improved picture synchronization is provided by a wider bandwidth together with improved video amplifier linearity. The video amplifier contains also a white spot inverter and a noise clamp which limits interference pulses to a point below the peak sync level.

AFC-circuit

The reference signal for the AFC quadrature demodulator can also be acquired from the tuned circuit of the IF synchronous demodulator because an accurate 90° phase shift is realised internally. In this way only one tuned circuit needs to be applied and only one adjustment has to be carried out. The AFC output is affected by the asymmetrical frequency spectrum of the signal fed to the quadrature demodulator, which is determined by the SAW filter characteristic. To overcome this video frequency dependency of the AFC output, the demodulator output is followed by a sample-and-hold circuit. For the reception of negative-going signals, the output is sampled only during peak sync, where a non-modulated carrier is present. Substantial noise will be present on the quadrature demodulator input signal during reception of very weak signals. This noise has an asymmetrical frequency spectrum (with respect to the IF carrier) causing an offset in the AFC output voltage. This effect can be minimized by applying a notch in the demodulator tuned circuit. The sample-and-hold circuit is followed by an amplifier with high output impedance. The steepness of the of the AFC control voltage can be lowered by applying load resistors from the output to the supply and to ground. The AFC output is switched off when the AFC sample pin (22) is connected to ground.




TDA8302

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply				1	1	<u></u>
V _P	supply voltage (pin 8)		10	12	13.2	٧
l _P	supply current (pin 8)		90	115	140	mA
start	start current (pin 12)	note 1		6.5	9	mA
Video				<u> </u>		1
V _{9-10(ms)}	IF sensitivity (RMS value)	note 2	25	40	65	μV
G ₉₋₁₀	IF gain control range		-	74	-	dB
S/N	signal-to-noise ratio	input signal = 10 mV	52	58	-	dB
V ₂₁	AFC output voltage swing		10.5	-	11.5	V
Video switch					<u> </u>	L
V _{16(p-p)}	internal video input (peak-to-peak value)	$V_0 = 2.5 \text{ V(p-p)}$		2	-	V
V _{13(p-p)}	external video input (peak-to-peak value)	$V_0 = 2.5 \text{ V(p-p)}$	-	1	-	٧
V _{15(p-p)}	video output signal (peak-to-peak value)		2.3	2.5	2.7	v
Sync						
V ₂₈	required sync pulse amplitude	note 3	200	750	-	mV
l ₃₀	required input current during flyback pulse		0.1	-	2	mA
V ₃₀	sandcastle output during burstkey horizontal blanking vertical blanking		8 4 2.1	- 4.4 2.5	- 5 2.9	> > >
V ₁₄	video transmitter identification output no signal condition signal condition			0.3 12	-	V V
V ₅	vertical feedback for DC voltage		2.9	3.3	3.7	٧
V _{5(P-P)}	vertical feedback for AC voltage (peak-to-peak value)		•	1	-	٧

Notes to the quick reference data

- 1. Supplying a current of 9 mA to pin 12 starts the horizontal oscillator. This current can be obtained via a bleed circuit from the mains rectifier whilst the main supply for the device (V_{∞}) is obtained from the horizontal output stage. The load current of the driver must be added to the value given.
- 2. On set AGC.
- 3. The minimum value is obtained by connecting a 1.8 k Ω resistor between pins 15 and 28. The slicing level can be varied by changing the value of this resistor (higher resistor value results in larger value of the minimum sync pulse amplitude). The slicing level is independent of the video information.



TDA8302

PINNING

PIN	DESCRIPTION
1	black level clamp internal video
2	tuner take-over
3	vertical ramp generator
4	vertical drive
5	vertical feedback
6	tuner AGC
7	ground
8	supply voltage input
9	video IF input
10	video IF input
11	IF AGC
12	start horizontal oscillator
13	external video input
14	mute
15	video switch output
16	internal video input
17	VCR switch input
18	video switch input
19	ground for some critical parts
20	video amplifier output
21	AFC output
22	AFC S/H, AFC switch input
23	video demodulator tuned circuit
24	video demodulator tuned circuit
25	coincidence detector/transmitter identification
26	horizontal oscillator
27	phase 1 detector
28	sync separator input
29	horizontal drive output
30	sandcastle output/horizontal flyback input
31	phase 2 detector
32	not connected
	· · · · · · · · · · · · · · · · · · ·

The transmitter identification/coincidence detector

A mute signal (see Table 1) is generated to disable the audio preamplifier of an audio demodulator during the absence of a transmission signal. This prevents the emission of excessive noise from the loudspeaker, particularly when selecting an alternative program channel.

When the video switch is in the internal mode, the coincidence detector will be used as transmitter

identification. Pin 25 is HIGH when the horizontal loop is synchronized with the video signal and LOW in the case of no-synchronization. In the external mode the IF part of the circuit has its own identification system. The system relies upon the detection of sync pulses on the incoming IF signal. The separated horizontal sync pulse charges the capacitor on pin 25 which drives the mute output (pin 14).

VCR switch

The TDA8302 has a separate pin (pin 17) for the VCR switch, see tables 2 and 4.

Due to the inherent instability of signals from a VCR, the horizontal time constant should be shorter to prevent loss of horizontal synchronization in the early part of the scan. Provision is therefore incorporated (in the auto VCR mode) to automatically switch the short time constant such that a strong signal instigates the 'VCR' mode and a weak signal triggers the TV' mode. The phase detector is gated during the 'TV mode' and operates with a slow time constant.

Video-switch

Video output from the device is filtered to remove the audio carrier and DC-coupled to pin 16. The TDA8302 provides the opportunity for a direct video connection (e.g. via a peritel connector) to be made to the device at pin 13. Selection between internal and external video is made by applying a switching potential to pin 18, see Table 3. The AGC detector is not gated during the external video mode, the first detector is also not gated and operates with a short time constant.

TDA8302

Table 1 MUTE truth Table

INPUT/OUTPUT	STATUS	STATUS	STATUS	STATUS	STATUS
Input signal Pins 9 and 10	60 Hz	none	60 Hz	60 Hz	none
output pin 25	9.5 V	0.3 V	9.5 V	9.5 V	0.3 V
input pin 28	60 Hz	none	60 Hz	none	60 Hz
input pin 18	LOW	LOW/ HIGH	HIGH	HIGH	HIGH
output pin 14	12 V	0.3 V	12 V	12 V	0.3 V

Table 2 VCR switch operation

INPUT	VCR MODE	AUTO VCR MODE	TV MODE
pin 17 (pin 18 = LOW)	HIGH	n.c.	LOW

Table 3 Video switch operation

INPUT	INTERNAL VIDEO	EXTERNAL VIDEO
pin 18	LOW	HIGH

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _P	supply voltage (pin 8)	-	13.2	٧
P _{tot}	total power dissipation	-	2.3	W
T _{stg}	storage temperature range	-55	+150	°C
T _{amb}	operating ambient temperature range	-25	+65	°C

QUALITY SPECIFICATION

Quality level according to UZW-BQ/FQ-601.

SYMBOL	PARAMETER	RANGE A	RANGE B	UNIT
ESD	protection circuit specification (note 1)	2000	500	V
		100	200	pF
		1500	0	Ω

Note to the Quality specification

1. All pins of the IC are protected against ESD by means of the internal clamping diodes. Range A represents the human body model and range B represents the charge device model.

THERMAL RESISTANCE

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
R _{th j-e}	from junction to ambient in free air	30	35	K/W

TDA8302

Gain-reduction in the external video mode

The TDA8302 has an option to reduce the gain of the IF amplifier to prevent crosstalk from the IF to the horizontal oscillator when the circuit is in the external mode and there is no signal at the RF. The gain of the IF amplifier is reduced with 20 dB when the video-switch (see Table 3) is in the external video mode and pin 17 is connected with a resistor of 39 k Ω to ground. Without this resistor the IF remains at full gain. In the external video mode the 39 k Ω resistor has to be disconnected to achieve the auto VCR mode.

Horizontal synchronization

The horizontal synchronization circuit of the TDA8302 provides the drive pulse for a horizontal deflection stage.

- The phase of the control loop will be adapted automatically to the level of the input signal in order to achieve an optimum performance.
- The control gradient of the control loop will be low at reception of weak signals to reduce the noise bandwidth.
- The phase detector control current is increased during strong or no-signal reception to obtain a short catching time and a good performance during VCR playback.

Vertical synchronization

The TDA8302 embodies a synchronized divider system for generating the vertical sawtooth at pin 3 having several advantages and features such as:

- The advantage of the divider is that the vertical frequency is alignment free, and the provision of a maximum interference/disturbance protection.
- A discriminator-window checks the accuracy of the vertical trigger pulse.
- The divider system operates with a number of different reset windows. The windows are activated via an up/down counter.
 The counter increases its counter-value by 1 for each time the separated vertical sync pulse appears within the selected window, otherwise the counter value is lowered by 1.

Modes of operation

Large search window: divider ratio between 488 and 576.

This mode is valid for the following conditions:

- Divider is looking for a new transmitter
- Divider ratio found does not comply with the narrow window specification limits

 Up/down counter value of the divider system, operating in the narrow window mode, drops below count 10

Narrow window mode: divider ratio between 522 - 528 (60 Hz).

- The divider system switches over to narrow window mode when the up/down counter has reached his maximum value of 15 approved vertical sync pulses.
- When the divider operates in the narrow window mode and a vertical sync pulse is missing in the window, the divider is reset at the end of that window and the counter value is lowered by 1.
- At a counter value below 10 the divider system switches over to the large window mode.
- The divider system generate also the so-called anti-top-flutter pulse which inhibits the phase 1 detector during the vertical sync pulse. The width of this pulse depends on the divider mode. For the large window mode the start is generated at the reset of the divider. In the narrow window mode the anti-top-flutter pulse starts at the beginning of the first equalizing pulse. The anti-top-flutter pulse ends at count 12.
- The divider is switched to count 525 when out of sync is detected by the coincidence detector. This results in a stable amplitude when no input signal is available.

TDA8302

CHARACTERISTICS

 T_{amb} = 25 °C; V_p = 12 V; carrier 38.9 MHz negative modulation, unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pir	1 8)					
V ₈	supply voltage range		10	12	13.2	V
l _e	supply current	no input	90	115	140	mA
I ₁₂	start current (pin 12)	note 1	-	6.5	9	mA
V ₁₂	start protection level	I ₁₂ = 12 mA	-	-	16.5	V
IF Amplifie	r					
V _{9-10(rms)}	input sensitivity (RMS value)	note 2	25	40	65	μV
R ₉₋₁₀	differential input resistance	note 3	-	1300		Ω
C ₉₋₁₀	differential input capacitance	note 3	-	5	-	pF
G ₉₋₁₀	gain control range		-	74	-	dB
ΔV_{20}	output signal expansion for 46 dB input signal variation	note 4	-	1	•	dB
V ₉₋₁₀	maximum input signal		100	170	-	mV
	lifier (notes 5 and 6)					
V ₂₀	zero signal output level		4.7	4.9	5.1	V
V ₂₀	peak sync level		2.5	2.7	2.9	V
V ₂₀	white spot threshold level		-	5.5	•	V
V ₂₀	white spot insertion level		-	4	-	V
Z ₂₀	video output impedance		-	25	1.	Ω
l ₂₀	internal bias current of npn emitter follower output transistor		1.4	1.8	-	mA
source	maximum source current (pin 20)		10	-	-	mA
В	bandwidth of demodulated output signal		5	6	-	MHz
G ₂₀	differential gain	note 7	-	2	5	%
φ	differential phase	note 7	-	2	5	0
NL	video non linearity	note 8]	2	5	%
	intermodulation 1.1 MHz; blue 1.1 MHz; yellow 3.3 MHz; blue 3.3 MHz; yellow	note 9	50 50 55 55	60 60 65 65	- - -	dB dB dB dB
S/N	signal-to-noise ratio	10 mV input signal	52	58	-	dB
		end of gain control range; note 10; see Fig.5	57	62	-	dB
V ₂₀	residual carrier signal		-	2	10	mV
V ₂₀	residual 2nd harmonic of carrier signal			2	10	mV

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
IF sync sep	parator					_
l _i	input current		0.4	0.6	0.8	mA
lo	output current (pin 1)		22	27	32	μА
V ₁	clamp level		-	3.3	-	V
Tuner AGC						
V _{9-10(rms)}	minimum starting point for tuner take-over (RMS value)		-	-	0.2	mV
V _{9-10(rms)}	maximum starting point for tuner take-over (RMS value)		100	150	-	mV
l ₆	maximum tuner AGC output swing	V ₆ = 3 V	4	-		mA
V ₆	output saturation voltage	I ₆ = 2 mA	-	-	300	mV
l ₆	leakage current		-	-	1	μА
***	input signal variation complete tuner control	$\Delta l_6 = 2 \text{ mA}$	0.2	2	4	dB
V_2	minimum voltage tuner take-over		-	-	1	V
Video Swite	ching Circuit (note 12)					
EXTERNAL PO	DSITIVE VIDEO INPUT					
V _{13(p-p)}	input signal (peak-to-peak value)	$V_0 = 2.5 \text{ V(p-p)}$	-	1	T-	V
13(p-p)	input current		-	1.5	5	μА
V ₁₃	peak sync clamping level	I ₁₃ = 1 mA	1.65	1.85	2.05	V
INTERNAL VID	<u>ki i julian nama nama nama nama nama nama nama n</u>					•
V _{16(p-p)}	Internal video input signal (peak-to-peak value	$V_0 = 2.5 \text{ V(p-p)}$		2	 -	V
I ₁₆	input current		-	1.5	5	μА
V ₁₆	noise clamping level	l ₁₆ = 1 mA	2.2	2.4	2.6	V
POSITIVE VID	EO OUTPUT				•	
V _{15(p-p)}	video output signal (peak-to-peak value)		2.3	2.5	2.7	V
V ₁₅	peak sync signal		ļ.	3	-	V
l _{bias}	internal bias current (pin 15)		1	1.5	-	mA
l _o	maximum output current (pin 15)		5	1-	-	mA
α	crosstalk external to internal	notes 12 and 13	-	55	-	dB
α	crosstalk internal to external	notes 12 and 13	-	55	-	dB
Video swite	ch .		1	•	•	
V ₁₈	input voltage for internal video			T-	0.8	٧
V ₁₈	input voltage for external video		2	1.	V _P	٧
I ₁₈	maximum current	V ₁₈ = 0 V	-	0.05	0.2	mA
.5		V ₁₈ = 12 V	-	0.25	1	mA
AFC-circuit	t (note 14)		<u> </u>	*	-	
	AFC sample and hold switch-off current	ľ	0.1	-	-	mA
l _o	output current (pin 22)	V ₂₂ = 0 V	0.2	0.4	0.8	mA
ι _{ιι}	leakage current (pin 22)		-	1-	1	μА

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
V ₂₁	AFC output voltage swing		10.5	-	11.5	٧	
l ₂₁	available output current		±0.2	-	-	mA	
	control slope		-	100	-	mV/kHz	
V _o	output voltage (pin 21)	AFC off	5.5	6	6.5	V	
Ro	AFC output resistance		1-	40	-	kΩ	
V _{21(p-p)}	output voltage swing	notes 11 and 15	-	11	-	V	
	control slope	notes 11 and 15	-	80	-	mV/kHz	
V ₂₁	output voltage shift with respect to V ₁ = 10 mV(RMS)	notes 11 and 15		-2	-	V	
Sync sepai	rator (see Fig.6)	•		-	•	•	
V ₂₈	required sync pulse amplitude	note 16	200	750	Ţ .	mV	
I ₂₈	input current	V ₂₈ > 5 V	-	8	1-	μА	
20		V ₂₈ = 0 V	-	-10	-	mA	
First contro	ol loop	·		_\	-1		
Δf	PLL holding range	I	Ţ-	±1500	±2000	Hz	
Δf	PLL catching range		±600	±1500	1	Hz	
	control sensitivity to oscillator	note 17	see Fig.	.7			
Second co	ntrol loop (positive edge)	1					
δt_d	control sensitivity, see Fig.6	note 18	Τ-	100	1-	T	
$\frac{\delta t_o}{\delta t_o}$					-		
t _a	control range		-	25	-	μs	
	estment (via second control loop)	J	·			11	
	control sensitivity	T	1_	25	1-	μΑ/μs	
α	maximum allowed phase shift		-	±2	1.	μѕ	
Horizontal	. 	<u> </u>		1	1-	μο	
Tiorizoniai		D 24.240	ı	15750	Т	10-	
	free running frequency	R = 34.3 kΩ; C = 2.7 nF	-	15750	-	Hz	
Δf	spread with fixed external components	1		1.	4	%	
Δf	frequency variations with supply voltage from 9.5 to 13.2 V		-	-	2	%	
Δf _T	frequency variation with temperature	note 11	-	-1.6	1-	Hz/°C	
Δf _{fr}	maximum frequency deviation at start of horizontal output		-	-	10	%	
Δf	frequency variation when only noise is received	note 11	-	-	500	Hz	
Horizontal	output (pin 29; open collector)		-				
V ₂₉	output limiting voltage		-	1.	16.5	V	
VaL	output voltage LOW	I _{sink} = 10 mA	-	0.3	0.5	V	
Isink	maximum sink current	1	10	1-	-	mA	
	duty factor of output signal	— ——	1	46	1.	%	

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ļ	rise time output pulse		•	260	-	ns
4	fall time output pulse		-	100	<u> </u>	ns
Flyback inp	out and sandcastle output (note 19)					
30	required input current during flyback pulse		0.1	·	2	mA
V ₃₀	output voltage during					l
•	burstkey		8		5	V
	horizontal blanking		2.1	4.4 2.5	2.9	v
	vertical blanking burstkey pulse width		2.9	3.3	3.7	μs
<u> </u>		1	12.0	10.0	15	1
VERTICAL BLA		T	1.	17	Т.	lines
	divider in search window	1	1.	21		lines
	divider in narrow window	 	+	=	 	111103
t,	delay between the start of the sync pulse at the video output and the burstkey pulse					
	trailing edge		-	-	9.4	μs
	rising edge		4.7	5.4	6.1	μs
VCR switch	h (non-VCR mode; V ₁₇ < 5 V)					
R ₁₇	resistance to ground	1	-	1-	5	kΩ
I ₁₇	output current	pin 17 = 0 V	-	-	0.5	mA
	h (auto-VCR mode)					
I _{source}	source current (pin 17)		1-	1-	30	μА
sink	sink current (pin 17)		1-	-	30	μА
V _{9-10(rms)}	IF input signal for switching from fast to slow in auto VCR mode (RMS value)	pin 17 = n.c.	-	2.2	-	mV
VCR switc	h (VCR mode; V ₁₇ > 7 V)					
R ₁₇	resistance to V _{cc}		-	-	5	kΩ
I ₁₇	input current	V ₁₇ = V _{CC}	1-	-	1	mA
	mp generator (note 20)	<u> </u>				
l ₃	input current during scan		-	-	2	μА
l ₃	discharge current during retrace			0.8	-	mA
V _{3(p-p)}	sawtooth amplitude (peak-to-peak value)		-	1.9	-	V
† 3(p-p)	interlace timing of the internal pulses	note 11	30	32	34	μs
Vertical ou						
14	available output current	V ₄ = 4 V	Ţ-	T	3	mA
V ₄	maximum available output voltage	I ₄ = 0.1 mA	4.4	5		٧
	edback input					
V ₅	DC input voltage		2.9	3.3	3.7	٧
V _{5(p-p)}	AC input voltage (peak-to-peak value)		1.	1	-	٧
i ₅	input current	1	-	1.	12	μА
-5	internal pre-correction to sawtooth		1-	3	-	%

TDA8302


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	temperature dependency of the amplitude	note 11 ΔT = 45 °C	-	-	2	%
Vertical gua	ard					
ΔV_5	active switch level at a deviation with respect to the DC feedback level guard level LOW guard level HIGH	note 21	-	1.5	-	V V
Coincidenc	ce detector/transmitter identification (note 22)					
V ₂₅	voltage for in-sync condition		T-	9.8	-	٧
V ₂₅	voltage for no-sync condition	no signal	Ī-	0.3]	٧
V ₂₅	switching level to the phase detector from fast to slow		6.2	6.7	7.2	٧
V ₂₅	hysteresis slow to fast		-	0.6	-	٧
V ₂₅	switching level to activate the mute function (transmitter identification)		2.5	2.8	3.1	٧
V ₂₅	hysteresis mute function		•	2	<u> -</u>	٧
Video trans	smitter identification output (open collector)					
V ₁₄	output voltage active	no sync; I = 1 mA	-	0.3	0.5	V
l ₁₄	sink current active		-	1-	5	mA
l ₁₄	output current inactive (transmitter present)		-	-	1	μА


Notes to the characteristics


- Supplying a current of 9 mA to pin 12 starts the horizontal oscillator. This current can be obtained via a bleed circuit from the mains rectifier whilst the main supply for the device (V_{cc}) is obtained from the horizontal output stage. The load current of the driver must be added to the value given.
- 2. On set AGC.
- 3. The input impedance has been chosen such that a SAW filter can be employed.
- 4. Measured with 0 dB = 450 μ V.
- 5. Measured at 10 mV RMS 100% input signal.
- 6. Projected zero point; i.e. with switched demodulator.
- 7. Measured according to the test line given in Fig.3. The differential gain is expressed as a percentage of the difference in peak amplitudes between the largest and smallest value relative to the subcarrier amplitude at blanking level. The differential phase is defined as the difference in degrees between the largest and smallest phase angle. The differential gain and phase are measured with a DSB signal.
- 8. This figure is valid for the complete video signal amplitude (peak white to black). The non-linearity is expressed as a percentage of the maximum deviation of a luminance step from the mean step, with respect to the mean step.
- 9. The test set-up and input conditions are given in Fig.5. The figures are measured at an input signal of 10 mV
- 10. Measured with a source impedance of 75 Ω .

The signal-to-noise ratio = 20 log $\frac{V_o \ black-to-white}{V_{rums}}$ at B = 5 MHz

- 11. These figures are based on test samples.
- 12. When the video switch is in the external mode the first control loop in the synchronization circuit is not switched to a long time constant when weak signals are received.
- 13. Defined as 20 log $\frac{V_o \text{ unwanted video black-to-white}}{V_o \text{ wanted video-black-to-white}}$; measured at 4.4 MHz.
- 14. The indicated figures are measured at an input signal of 10 mV RMS. The unloaded Q-factor of the reference tuned circuit is 70. With very weak input signals the drive signal for the AFC circuit will have a high noise content. This noise input has a asymmetrical frequency spectrum which will cause an offset of the AFC output voltage. To avoid problems due to this effect a notch filter can be built into the demodulator tuned circuit. The characteristics given for weak signals are measured without a notch circuit, with a SAW filter connected in front of the IC input signal such that the input signal of the IC is 150 μV (RMS value).
- 15. Measured at an input signal amplitude of 150 μV(RMS) (pin 21).
- 16. The minimum value is obtained by connecting a 1.8 kΩ resistor between pins 15 and 28. The slicing level can be varied by changing the value of this resistor (higher resistor value results in larger value of the minimum sync pulse amplitude). The slicing level is independent of the video information.
- 17. Frequency control is obtained by supplying a correction current to the oscillator RC network via a resistor connected between the phase 1 detector output and the oscillator network. The oscillator can be adjusted to the correct frequency by short circuiting the sync separator bias network (pin 28) to +V_p. To avoid the need of a VCR switch the time constant of the phase detector at strong input signals is sufficiently short to get a stable picture during VCR playback. During the vertical retrace period the time constant is even shorter so that the head-errors of the VCR are compensated at the beginning of scan. During conditions of weak signal (information derived from the AGC circuit) the time constant is increased to obtain a better noise immunity.
- 18. This figure is valid for an external load impedance of 82 k Ω from pin 31 to the phase adjustment potentiometer (of H-shift).
- 19. The flyback input and sandcastle output have been combined on one pin. The flyback pulse is clamped to a level of 4.5 V. The minimum current to drive the second control loop is 0.1 mA.
- The vertical scan is synchronized by means of a divider system. Therefore no frequency adjustment is required for the V-ramp generator.
- 21. To avoid screen burn due to a collapse of the vertical deflection a continuous blanking level V₃₀ = 2.5 V) is inserted in the sandcastle pulse when the feedback voltage of the vertical deflection is not within the specified limits.
- 22. The functions in-sync/out-of-sync and transmitter identification have been combined on this pin. The capacitor is charged during the sync pulse and discharged during the time difference between gating (6.5 µs) and the sync pulse in the internal video mode. When the circuit is in the external mode the capacitor is charged by the horizontal sync pulse and discharged continuously with a small current.











Fig.5 Signal-to noise ratio as a function of the input voltage (0 dB = 100 mV).






Table 4

CONDITION	CONDITION PIN 17 VCR SWITCH	CONDITION V ₂₅	CONTROL SENSITIVITY HOR.OSCILLATOR kHz / µs		
PIN 18 VIDEO SWITCH			T2 - T1	T3 = SCAN	
	floating automatic VCR	V ₂₅ > 6.7 V			
		and			
		strong signal	11.3	7.6	
		weak signal	1.3	1.3	
Ì		V ₂₅ < 6.1 V			
		and			
Low internal video		strong signal	11.3	7.6	
		weak signal	11.3	7.6	
	HIGH	don't care	11.3	7.6	
	forced VCR	dont care			
	LOW	V ₂₅ > 6.7 V	1.3	1.3	
	T.V. mode	V ₂₅ < 6.1 V	11.3	7.6	
HIGH or	don't care				
floating		don't care	11.3	7.6	
external video					

