

TMC

TD34063


DC TO DC CONVERTER CONTROLLER

DESCRIPTION


The TD34063 Series is a monolithic control circuit containing the primary functions required for DC to DC converters. These devices consist of an internal temperature compensated reference, comparator controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components.

FEATURES


- *Operation from 3.0V to 40V.
- *Short circuit current limiting.
- *Low standby current.
- *Output switch current of 1.5A without external transistors.
- *Frequency of operation from 100Hz to 100kHz.
- *Step-up, step-down or inverting switch regulators.



BLOCK DIAGRAM



PIN CONFIGURATION



ORDERING INFORMATION

Device	Operating Temperature Range	Package
TD34063	$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	PDIP-8
TD34063	$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	SOP-8

ELECTRICAL CHARACTERISTICS($V_{CC}=5.0V$, $T_A = T_{low}$ to T_{high} [Note 3], unless otherwise specified.)

Characteristics	Symbol	Min	Typ	Max	Unit
OSCILLATOR					
Frequency ($V_{pin5} = 0 V$, $C_T = 1.0nF$, $T_A = 25^\circ C$)	f_{osc}	24	33	42	kHz
Charge Current ($V_{CC} = 5.0 V$ to $40 V$, $T_A = 25^\circ C$)	I_{chg}	22	33	42	μA
Discharge Current ($V_{CC} = 5.0 V$ to $40 V$, $T_A = 25^\circ C$)	I_{dischg}	140	200	260	μA
Discharge to Charge Current Ratio (Pin7 to V_{CC} , $T_A = 25^\circ C$)	I_{dischg} / I_{cha}	5.2	6.2	7.5	
Current Limit Sense Voltage ($I_{chg} = I_{dischg}$, $T_A = 25^\circ C$)	$V_{iok(sense)}$	250	300	350	mV
OUTPUT SWITCH (Note 4)					
Saturation Voltage, Darlington Connection (Note 5) ($I_{SW} = 1.0 A$, Pins 1,8 connected)	$V_{CE(sat)}$	-	1.0	1.3	V
Saturation Voltage, Darlington Connection ($I_{SW} = 1.0 A$, $R_{pin8} = 82 \Omega$ to V_{CC} , Forced $\beta = 20$)	$V_{CE(sat)}$	-	0.45	0.7	V
DC Current Gain ($I_{SW} = 1.0 A$, $V_{CE} = 5.0 V$, $T_A = 25^\circ C$)	h_{FE}	50	120	-	-
Collector Off-State Current ($V_{CE} = 40 V$)	$I_{C(off)}$	-	0.01	100	μA
COMPARATOR					
Threshold Voltage $T_A = 25^\circ C$	V_{th}	1.23	1.25	1.27	V
Threshold Voltage Line Regulation ($V_{CC} = 3.0 V$ to $40 V$)	Reg_{line}	-	1.4	5.0	mV
Input Bias Current ($V_{in} = 0 V$)	I_{IB}	-	-40	-400	nA
TOTAL DEVICE					
Supply Current ($V_{CC} = 5.0 V$ to $40 V$, $C_T = 1.0 nF$, Pin 7 = V_{CC} , $V_{pin5} > V_{th}$, Pin 2 = Gnd, remaining pins open)	I_{CC}	-	2.5	4.0	mA

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	40	V
Comparator Input Voltage Range	V_{IR}	-0.3 to +40	V
Switch Collector Voltage	$V_{C(switch)}$	40	V
Switch Emitter Voltage ($V_{pin1} = 40 V$)	$V_{E(switch)}$	40	V
Switch Collector to Emitter Voltage	$V_{CE(switch)}$	40	V
Driver Collector Voltage	$V_{C(driver)}$	40	V
Driver Collector Current (Note 1)	$I_{C(driver)}$	100	mA
Switch Current	I_{SW}	1.5	A
Power Dissipation and Thermal Characteristics $T_A = 25^\circ C$	P_D	1.0	W
Thermal Resistance	R_{JA}	100	$^\circ C / W$
Operating Junction Temperature	T_J	+150	$^\circ C$
Operating Ambient Temperature Range	T_A	0 to +70	$^\circ C$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ C$

NOTE :


1. Maximum package power dissipation limits must be observed.
2. ESD data available upon request.
3. $T_{low} = 0^\circ C$, $T_{high} = +70^\circ C$
4. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.
5. If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents ($300mA$) and high driver currents ($30mA$), it may take up to $2.0\mu s$ for it to come out of saturation. This condition will shorten the off time at frequencies $30kHz$, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended:

Forced off of output switch: $\frac{I_{c \text{ output}}}{I_{c \text{ driver}} - 7.0 \text{ mA}^*} \geq 10$


*The 100Ω resistor in the emitter of the driver device requires about 7.0 mA before the output switch conducts.

TYPICAL PERFORMANCE CHARACTERISTICS


Output Switch ON-OFF Time vs. Oscillator Timing Capacitor




Standby Supply Current vs. Supply Voltage




V_{FB}, Threshold Voltage vs Temperature




IPK Threshold Voltage vs Temperature



Emitter-Follower Configuration Output Switch Saturation Voltage vs Emitter Current




Common-Emitter Configuration Output Switch Saturation Voltage vs Collector Current



Note 4. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.


Figure 1. Voltage Inverting Converter



Test	Condition	Results
Line Regulation	$V_{in} = 4.5\text{ V to }6.0\text{ V}$, $I_o = 100\text{ mA}$	$3.0\text{ mV} = \pm 0.012\%$
Load Regulation	$V_{in} = 5.0\text{ V}$, $I_o = 10\text{ mA to }100\text{ mA}$	$0.022\text{ V} = \pm 0.09\%$
Output Ripple	$V_{in} = 5.0\text{ V}$, $I_o = 100\text{ mA}$	500 mVpp
Short Circuit Current	$V_{in} = 5.0\text{ V}$, $R_L = 0.1$	910 mA
Efficiency	$V_{in} = 5.0\text{ V}$, $I_o = 100\text{ mA}$	62.2%
Output Ripple With Optional Filter	$V_{in} = 5.0\text{ V}$, $I_o = 100\text{ mA}$	70 mVpp

Figure 2. External Current Boost Connections for I_c Peak Greater than 1.5 A

2a. External NPN Switch



2b. External PNP Saturated Switch






Figure 3. Step-Down Converter



Test	Condition	Results
Line Regulation	$V_{in} = 15\text{ V to } 25\text{ V}, I_o = 500\text{ mA}$	12 mV = $\pm 0.12\%$
Load Regulation	$V_{in} = 25\text{ V}, I_o = 50\text{ mA to } 500\text{ mA}$	3.0 mV = $\pm 0.03\%$
Output Ripple	$V_{in} = 25\text{ V}, I_o = 500\text{ mA}$	120 mVpp
Short Circuit Current	$V_{in} = 25\text{ V}, R_L = 0.1$	1.1 A
Efficiency	$V_{in} = 25\text{ V}, I_o = 500\text{ mA}$	83.7%
Output Ripple With Optional Filter	$V_{in} = 25\text{ V}, I_o = 500\text{ mA}$	40 mVpp

Figure 4. External Current Boost Connections for I_c Peak Greater than 1.5 A

4a. External NPN Switch



4b. External PNP Saturated Switch






Figure 5. Step-Up Converter




Test	Condition	Results
Line Regulation	$V_{in} = 8.0 \text{ V to } 16 \text{ V}$, $I_o = 175 \text{ mA}$	30 mV = $\pm 0.05\%$
Load Regulation	$V_{in} = 12 \text{ V}$, $I_o = 75 \text{ mA to } 175 \text{ mA}$	10 mV = $\pm 0.017\%$
Output Ripple	$V_{in} = 12 \text{ V}$, $I_o = 175 \text{ mA}$	400 mVpp
Efficiency	$V_{in} = 12 \text{ V}$, $I_o = 175 \text{ mA}$	87.7%
Output Ripple With Optional Filter	$V_{in} = 12 \text{ V}$, $I_o = 175 \text{ mA}$	40 mVpp

Figure 6. External Current Boost Connections for I_c Peak Greater than 1.5 A

6a. External NPN Switch



6 b. External NPN Saturated Switch
(See Note 5)






Note 5: If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents ($\approx 300 \text{ mA}$) and high driver currents ($\approx 30 \text{ mA}$), it may take up to 2.0 μs to come out of saturation. This condition will shorten the off time at frequencies $\approx 30 \text{ kHz}$, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended.

Package Information

Plastic DIP Outline Dimensions

8-pin DIP (300mil) Outline Dimensions






Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	355	—	375
B	240	—	260
C	125	—	135
D	125	—	145
E	16	—	20
F	50	—	70
G	—	100	—
H	295	—	315
I	335	—	375
α	0°	—	15°

Package Information

SOP Outline Dimensions


8-pin SOP (150mil) Outline Dimensions



Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	228	—	244
B	149	—	157
C	14	—	20
C'	189	—	197
D	53	—	69
E	—	50	—
F	4	—	10
G	22	—	28
H	4	—	12
α	0°	—	10°

Package Information

Carrier Tape Dimensions



SOP 8N

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0+0.3 -0.1
P	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.1
D1	Cavity Hole Diameter	1.5±0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
B0	Cavity Width	5.20±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.3±0.05
C	Cover Tape Width	9.3