#### 查询THS4081CD供应商

## 捷多邦,专业PCB打样工厂,24小町HS4081,THS4082 175-MHz LOW-POWER HIGH-SPEED AMPLIFIERS


SLOS274C - DECEMBER 1999 - REVISED MAY 2000

- Ultralow 3.4 mA Per Channel Quiescent Current
- **High Speed** 
  - 175 MHz Bandwidth (–3 dB, G = 1)
  - 230 V/us Slew Rate
  - 43 ns Settling Time (0.1%)
- High Output Drive,  $I_0 = 85 \text{ mA}$  (typ)
- **Excellent Video Performance** 
  - -35 MHz Bandwidth (0.1 dB, G = 1)
- 0.05° Differential Phase Very Low Distortion - THD = -64 dBc (f = 1 MHz,  $R_1$  = 150  $\Omega$ )
  - THD = -79 dBc (f = 1 MHz,  $R_L = 1 k\Omega$ )
- Wide Range of Power Supplies  $- V_{CC} = \pm 5 V \text{ to } \pm 15 V$
- Available in Standard SOIC or MSOP **PowerPAD<sup>™</sup> Package**
- **Evaluation Module Available**

#### description

The THS4081 and THS4082 are ultralow-power, high-speed voltage feedback amplifiers that are ideal for communication and video applications. These amplifiers operate off of a very low 3.4-mA quiescent current per channel and have a high output drive capability of 85 mA. The signal-amplifier THS4081 and the dual-amplifier THS4082 offer very good ac performance with 175-MHz bandwidth, 230-V/µs slew rate, and 43-ns settling time (0.1%). With total harmonic distortion (THD) of -64 dBc at f = 1 MHz, the THS4081 and THS4082 are ideally suited for applications requiring low distortion.

	RELATED DEVICES						
DEVICE DESCRIPTION							
THS4011/2	290-MHz Low Distortion High-Speed Amplifiers 100-MHz Low Noise High Speed-Amplifiers						
THS4031/2	100-MHz Low Noise High Speed-Amplifiers						
THS4051/2	70-MHz High-Speed Amplifiers						





CAUTION: The THS4081 and THS4082 provide ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

REDUCTION DATA information is current as of publication date. roducts conform to specifications per the terms of Texas Instruments fandard warranty. Production processing does not necessarily include esting of all parameters.



SLOS274C - DECEMBER 1999 - REVISED MAY 2000

AVAILABLE OPTIONS									
		PACKAGEI	DEVICES						
ТА	NUMBER OF CHANNELS	PLASTIC SMALL OUTLINE <sup>†</sup> (D)	PLASTIC MSOP† (DGN)	MSOP SYMBOL	EVALUATION MODULE				
0°C to 70°C	1	THS4081CD	THS4081CDGN	AEO	THS4081EVM				
0010700	2	THS4082CD	THS4082CDGN	AER	THS4082EVM				
-40°C to 85°C	1	THS4081ID	THS4081IDGN	AEQ	—				
-40 0 10 03 0	2	THS4082ID	THS4082IDGN	AEP	—				

<sup>†</sup> The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS4081CDGN).

### functional block diagram






Figure 1. THS4081 – Single Channel







### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>		±16.5 V
Input voltage, V <sub>I</sub>		±V <sub>CC</sub>
Output current, IO		150 mA
Differential input voltage, VIO		±4 V
Continuous total power dissipation		See Dissipation Rating Table
Maximum junction temperature, T <sub>.1</sub>		150°C
	I-suffix	–40°C to 85°C
Storage temperature, T <sub>sta</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DISSIPATION RATING TABLE

PACKAGE	<sup>θ</sup> JA (°C/W)	θJC (°C/W)	T <sub>A</sub> = 25°C POWER RATING
D	167‡	38.3	740 mW
DGN§	58.4	4.7	2.14 W
+			

<sup>‡</sup>This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed

High-K test PCB, the  $\theta_{JA}$  is 95°C/W with a power rating at T<sub>A</sub> = 25°C of 1.32 W.

This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in.  $\times$  3 in.

PC. For further information, refer to *Application Information* section of this data sheet.

#### recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage, VCC+ and VCC-	Dual supply	±5	±15	V
	Single supply	10	30	v
	C-suffix	0	70	°C
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	85	



SLOS274C - DECEMBER 1999 - REVISED MAY 2000

# electrical characteristics at T\_A = 25°C, V\_{CC} = $\pm 15$ V, R\_L = 150 $\Omega$ (unless otherwise noted)

### dynamic performance

	PARAMETER	Т	EST CONDITIONS		MIN	TYP	MAX	UNIT
		$V_{CC} = \pm 15 V$		Coin - 1	175		MHz	
	Small-signal bandwidth (–3 dB)	$V_{CC} = \pm 5 V$		Gain = 1		160		IVITIZ
	Smail-Signal bandwidth (–3 dB)	$V_{CC} = \pm 15 V$		Coin 1		70		MHz
	Bandwidth for 0.1 dB flatness	$V_{CC} = \pm 5 V$	$V_{CC} = \pm 5 V$			65		IVITIZ
DVV		$V_{CC} = \pm 15 V$	V <sub>CC</sub> = ±15 V			35		MHz
	Bandwidth for 0.1 dB hatness	$V_{CC} = \pm 5 V$	$V_{CC} = \pm 5 V$			35		IVITIZ
	Full power bandwidth <sup>†</sup>	$V_{O(pp)} = 20 \text{ V}, \qquad V_{CC} = \pm 15 \text{ V}$				2.7		MHz
	Full power bandwidth	V <sub>O(pp)</sub> = 5 V,	$V_{CC} = \pm 5 V$		35 2.7 7.1		IVITIZ	
SR	Slew rate <sup>‡</sup>	$V_{CC} = \pm 15 V$ ,	20-V step,	Gain = 5		230		V/µs
SK	Siew later	$V_{CC} = \pm 5 V$ ,	V       Gain = 1       175         V       Gain = 1       160         V       Gain = -1       65         V       Gain = -1       35         V       Gain = 1       35         V       Gain = 1       35         V       V       2.7         V,       V <sub>CC</sub> = $\pm 15$ V       7.1         V,       20-V step,       Gain = 5       230         V,       5-V step       Gain = 1       170         V,       5-V step       Gain = -1       43         V,       2-V step       Gain = -1       30         V,       5-V step       Gain = -1       233		v/µs			
	Settling time to 0.19/	$V_{CC} = \pm 15 V$ ,	5-V step	Coin 1		43		20
	Settling time to 0.1%	$V_{CC} = \pm 5 V$ ,	2-V step	Gain = -1		30		ns
t <sub>s</sub>	Sottling time to 0.01%	$V_{CC} = \pm 15 V$ ,	5-V step	Coin - 1		233		20
	Settling time to 0.01%	$V_{CC} = \pm 5 V$ ,	2-V step			280		ns

<sup>†</sup> Slew rate is measured from an output level range of 25% to 75%.

<sup>‡</sup> Full power bandwidth = slew rate/ $2\pi$  V<sub>O(Peak)</sub>.

#### noise/distortion performance

	PARAMETER	TES	<b>CONDITIONS</b>		MIN TYP	MAX	UNIT
			$1/22 = \pm 15$	R <sub>L</sub> = 150 Ω	-64	64 79 64 77 10 0.7 % % 9% 95° 55°	
THD	Total harmonic distortion	$V_{O(DD)} = 2 V_{,}$	$V_{CC} = \pm 15 V$	$R_L = 1 \ k\Omega$	-79		dBc
	Total harmonic distortion	V <sub>O(pp)</sub> = 2 V, f = 1 MHz, Gain = 2		R <sub>L</sub> = 150 Ω	-64		uвс
			$V_{CC} = \pm 5 V$	$R_L = 1 \ k\Omega$	64 79 64 77 10 n <sup>1</sup>		
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz		10		nV/√Hz
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz		0.7		pA/√Hz
	Differential gain error	Gain = 2,	2, NTSC,		0.01%		
	Differential gain erfor	40 IRE modulation,	$\pm 100$ IRE ramp	$V_{CC} = \pm 5 V$	0.01%		
	Differential phase error	Gain = 2,	NTSC,	$V_{CC} = \pm 15 V$	0.05°		
	Differential phase error	40 IRE modulation,	NTSC, ±100 IRE ramp	$V_{CC} = \pm 5 V$	0.05°		
Хт	Channel-to-channel crosstalk (THS4082 only)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 1 MHz		-75		dB

SLOS274C - DECEMBER 1999 - REVISED MAY 2000

### electrical characteristics at T<sub>A</sub> = 25°C, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted) (continued)

#### dc performance

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			T <sub>A</sub> = 25°C	10	19		V/mV
	Open loop gain	$V_{CC} = \pm 15 \text{ V},  V_O = \pm 10 \text{ V},  R_L = 1 \text{ k}\Omega$	T <sub>A</sub> = full range <sup>†</sup>	9			V/IIIV
Open loop gain	$V_{CC} = \pm 5 V$ , $V_{O} = \pm 2.5 V$ , $R_{L} = 250 \Omega$	$T_A = 25^{\circ}C$	8	16		V/mV	
		$VCC = \pm 5 \text{ V},  VO = \pm 2.5 \text{ V},  \text{KL} = 250 \text{ S2}$	T <sub>A</sub> = full range <sup>†</sup>	7		MAX 7 8 6 8 250 400	V/IIIV
Vaa	Input offset voltage		$T_A = 25^{\circ}C$		1	7	mV
V <sub>OS</sub>	input onset voltage		T <sub>A</sub> = full range†			8	IIIV
	Offset voltage drift		T <sub>A</sub> = full range†		15		μV/°C
lun.	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		1.2	6	μA
ΙB	input bias current		T <sub>A</sub> = full range <sup>†</sup>			8	μΑ
	Input offect ourrent		$T_A = 25^{\circ}C$		20	250	nA
los	Input offset current		T <sub>A</sub> = full range <sup>†</sup>			400	ΠA
	Offset current drift	$T_A = full range^{\dagger}$			0.3		nA/°C

<sup>†</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for C suffix and  $-40^{\circ}$ C to  $85^{\circ}$ C for I suffix

#### input characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vien	Common mode input voltage range	$V_{CC} = \pm 15 V$	±13.8	±14.1		V
VICR	Common mode input voltage range	$V_{CC} = \pm 5 V$	±3.8	±3.9		v
CMPP	Common mode rejection ratio	$V_{CC} = \pm 15 \text{ V}, V_{ICR} = \pm 12 \text{ V}, T_A = \text{full range}^{\dagger}$	84	93		dB
CMRR		$V_{CC} = \pm 5 V$ , $V_{ICR} = \pm 2 V$ , $T_A = full range^{\dagger}$	78	90		dB
RI	Input resistance			1		MΩ
CI	Input capacitance			1.5		pF

<sup>†</sup> Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for C suffix and  $-40^{\circ}$ C to  $85^{\circ}$ C for I suffix

#### output characteristics

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
		$V_{CC} = \pm 15 V$	R <sub>L</sub> = 250 Ω	±12	±13.6		V
	Output voltage outing	$V_{CC} = \pm 5 V$	R <sub>L</sub> = 150 Ω	±3.4	±3.8		v
Vo	Output voltage swing	$V_{CC} = \pm 15 V$	- R <sub>L</sub> = 1 kΩ	±13.5	±13.8		V
		$V_{CC} = \pm 5 V$		±3.5	±3.9		v
	Output summert	$V_{CC} = \pm 15 V$	$P_{\rm r} = 20.0$	65	85		mA
10	Output current	$V_{CC} = \pm 5 V$	R <sub>L</sub> = 20 Ω	50	70		IIIA
ISC	Short-circuit current <sup>‡</sup>	$V_{CC} = \pm 15 V$			100		mA
RO	Output resistance	Open loop			13		Ω

<sup>‡</sup>Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the absolute maximum ratings section of this data sheet for more information.



SLOS274C - DECEMBER 1999 - REVISED MAY 2000

## electrical characteristics at T<sub>A</sub> = 25°C, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted) (continued)


#### power supply

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
		Dual supply		±4.5		±16.5	V
Vcc	Supply voltage operating range	Single supply		9		33	v
		V <sub>CC</sub> = ±15 V	$T_A = 25^{\circ}C$		3.4	4.2	
			T <sub>A</sub> = full range <sup>†</sup>			5	
lcc	Supply current (per amplifier)		$T_A = 25^{\circ}C$		2.9	3.7	mA
		$V_{CC} = \pm 5 V$	T <sub>A</sub> = full range†			4.5	
PSRR	Power supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = full range^{\dagger}$	79	90		dB


<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix



SLOS274C - DECEMBER 1999 - REVISED MAY 2000




SLOS274C - DECEMBER 1999 - REVISED MAY 2000




TEXAS

SLOS274C - DECEMBER 1999 - REVISED MAY 2000



**TYPICAL CHARACTERISTICS** 

SLOS274C - DECEMBER 1999 - REVISED MAY 2000



**TYPICAL CHARACTERISTICS** 

TEXAS

### **APPLICATION INFORMATION**

### theory of operation

The THS408x is a high-speed, operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing  $f_{TS}$  of several GHz. This results in an exceptionally high performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 38.




Figure 38. THS4081 Simplified Schematic

### noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true when amplifying small signals, where signal-to-noise ratio (SNR) is very important. The noise model for the THS408x is shown in Figure 39. This model includes all of the noise sources as follows:

- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise (pA/ $\sqrt{Hz}$ )
- IN- = Inverting current noise (pA/ $\sqrt{Hz}$ )
- e<sub>Rx</sub> = Thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)



SLOS274C - DECEMBER 1999 - REVISED MAY 2000

#### **APPLICATION INFORMATION**

noise calculations and noise figure (continued)




Figure 39. Noise Model

The total equivalent input noise density  $(e_{ni})$  is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \times \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \times \left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)\right)^{2} + 4 \ \mathbf{kTR}_{s} + 4 \ \mathbf{kT}\left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)^{2}}$$

Where:

k = Boltzmann's constant =  $1.380658 \times 10^{-23}$ T = Temperature in degrees Kelvin (273 +°C) R<sub>F</sub> || R<sub>G</sub> = Parallel resistance of R<sub>F</sub> and R<sub>G</sub>

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_V)$ .

$$e_{no} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (noninverting case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing  $R_G$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_S$ ) and the internal amplifier noise voltage ( $e_n$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, please refer to the *Noise Analysis* section in *Operational Amplifier Circuits Applications Report* (literature number SLVA043).



#### **APPLICATION INFORMATION**

#### noise calculations and noise figure (continued)

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50  $\Omega$  in RF applications.

NF = 10log 
$$\left[\frac{e_{ni}^{2}}{\left(e_{Rs}\right)^{2}}\right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

NF = 10log 
$$\left[1 + \frac{\left[\left(e_{n}\right)^{2} + \left(IN + \times R_{S}\right)^{2}\right]}{4 \text{ kTR}_{S}}\right]$$

Figure 40 shows the noise figure graph for the THS408x.




Figure 40. Noise Figure vs Source Resistance



SLOS274C - DECEMBER 1999 - REVISED MAY 2000

### **APPLICATION INFORMATION**

#### driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS408x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 41. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 41. Driving a Capacitive Load

### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 42. Output Offset Voltage Model



### **APPLICATION INFORMATION**

#### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 43).




Figure 43. Single-Pole Low-Pass Filter

#### circuit layout considerations

To achieve the levels of high frequency performance of the THS408x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS408x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high frequency performance is achieved when stray
  series inductance has been minimized. To realize this, the circuit layout should be made as compact as
  possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting
  input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray
  capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
  frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.



SLOS274C - DECEMBER 1999 - REVISED MAY 2000


### **APPLICATION INFORMATION**

#### general PowerPAD<sup>™</sup> design considerations

The THS408x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD<sup>™</sup> family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 44(a) and Figure 44(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 44(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD<sup>™</sup> package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD<sup>™</sup> package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.



End View (b)

Bottom View (c)

NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 44. Views of Thermally Enhanced DGN Package



SLOS274C - DECEMBER 1999 - REVISED MAY 2000

### **APPLICATION INFORMATION**

### general PowerPAD<sup>™</sup> design considerations (continued)

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 45. PowerPAD PCB Etch and Via Pattern

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 45. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS408xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, *do not* use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS408xDGN package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS408xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.



SLOS274C - DECEMBER 1999 - REVISED MAY 2000

### **APPLICATION INFORMATION**


#### general PowerPAD<sup>™</sup> design considerations (continued)

The actual thermal performance achieved with the THS408xDGN in its PowerPAD<sup>TM</sup> package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches × 3 inches, then the expected thermal coefficient,  $\theta_{JA}$ , is about 58.4°C/W. For comparison, the non-PowerPAD<sup>TM</sup> version of the THS408x IC (SOIC) is shown. For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 46 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

Where:

- P<sub>D</sub> = Maximum power dissipation of THS408x IC (watts)
- $T_{MAX}$  = Absolute maximum junction temperature (150°C)
- $T_A$  = Free-ambient air temperature (°C)
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 
  - $\theta_{JC}$  = Thermal coefficient from junction to case
    - $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)






Figure 46. Maximum Power Dissipation vs Free-Air Temperature


More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



### **APPLICATION INFORMATION**

#### general PowerPAD<sup>™</sup> design considerations (continued)

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the guiescent heat generated within the device, especially multiamplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 47 to Figure 50 show this effect, along with the quiescent heat, with an ambient air temperature of 50°C. Obviously, as the ambient temperature increases, the limit lines shown will drop accordingly. The area under each respective limit line is considered the safe operating area. Any condition above this line will exceed the amplifier's limits and failure may result. When using  $V_{CC} = \pm 5$  V, there is generally not a heat problem, even with SOIC packages. But, when using  $V_{CC}$  $=\pm 15$  V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD<sup>™</sup> devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD™. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{IA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4082), the sum of the RMS output currents and voltages should be used to choose the proper package. The graphs shown assume that both amplifier's outputs are identical.






SLOS274C - DECEMBER 1999 - REVISED MAY 2000

### **APPLICATION INFORMATION**

#### general PowerPAD<sup>™</sup> design considerations (continued)





### **APPLICATION INFORMATION**

#### evaluation board

An evaluation board is available for the THS4081 (literature number SLOP242) and THS4082 (literature number SLOP239). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 51. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, please refer to the *THS4081 EVM User's Guide* or the *THS4082 EVM User's Guide*. To order the evaluation board, contact your local TI sales office or distributor.




Figure 51. THS4081 Evaluation Board




SLOS274C - DECEMBER 1999 - REVISED MAY 2000

### **MECHANICAL INFORMATION**

### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLOS274C - DECEMBER 1999 - REVISED MAY 2000

#### **MECHANICAL INFORMATION**

#### DGN (S-PDSO-G8)

#### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated