





**THS6182** 

SLLS544G-SEPTEMBER 2002-REVISED NOVEMBER 2004

## LOW-POWER DISSIPATION ADSL LINE DRIVER

#### **FEATURES**

- Low-Power Dissipation Increases ADSL Line Card Density
- Low THD of -88 dBc (100 Ω, 1 MHz)
- Low MTPR Driving +20 dBm on the Line
  - -76 dBc With High Bias Setting
  - -74 dBc With Low Bias Setting
- Wide Output Swing of 44 V<sub>PP</sub> Differential Into a 200-Ω Differential Load (V<sub>CC</sub> = ±12 V)
- High Output Current of 600 mA (Typ)
- Wide Supply Voltage Range of ±5 V to ±15 V
- Pin Compatible with EL1503C and EL1508C
  - Multiple Package Options
- Multiple Power Control Modes
  - 11 mA/ch Full Bias Mode
  - 7.5 mA/ch Mid Bias Mode
  - 4 mA/ch Low Bias Mode
  - 0.25 mA/ch Shutdown Mode
  - IADI Pin for User Controlled Bias Current
  - Stable Operation Down to 1.8 mA/ch
- Low Noise for Increased Receiver Sensitivity
  - 3.2 nV/√Hz Voltage Noise
  - 1.5 pA/√Hz Noninverting Current Noise
  - 10 pA/√Hz Inverting Current Noise


#### **APPLICATIONS**

• Ideal for Full Rate ADSL Applications

#### **DESCRIPTION**

The THS6182 is a current feedback differential line driver ideal for full rate ADSL systems. Its extremely low-power dissipation is ideal for ADSL systems that must achieve high densities in ADSL central office rack applications. The unique architecture of the THS6182 allows the quiescent current to be much lower than existing line drivers while still achieving high linearity without the need for excess open loop gain. Fixed multiple bias settings of the amplifiers allow for enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings, an IADJ pin is available to further lower the bias currents while maintaining stable operation with as little as 1.8 mA per channel. The wide output swing of 44 Vpp differentially with ±12-V power supplies allows for more dynamic headroom, keeping distortion at a minimum. With a low 3.2 nV/√Hz voltage noise coupled with a low 10 pA/ $\sqrt{\text{Hz}}$  inverting current noise, the THS6182 increases the sensitivity of the receive signals, allowing for better margins and reach.

# TYPICAL ADSL CO-LINE DRIVER CIRCUIT USING ACTIVE IMPEDANCE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

PRODUCT	PACKAGE	PACKAGE CODE	SYMBOL	ORDER NUMBER	TRANSPORT MEDIA
THS6182RHF	Leadless 24-pin	RHF-24	6182	THS6182RHFR	Tape and reel (3000 devices)
IN30102KHF	4, mm x 5, mm PowerPAD™		0102	THS6182RHFT	Tape and reel (250 devices)
				THS6182D	Tube (40 devices)
THS6182D	SOIC-16	D-16	THS6182	THS6832DR	Tape and reel (2500 devices)
				THS6182DW	Tube (25 devices)
THS6182DW	SOIC-20	DW-20	THS6182	THS6182DWR	Tape and reel (2000 devices)
				THS6182DWP	Tube (25 devices)
THS6182DWP	SOIC-20 PowerPAD	DWP-20	THS6182	THS6182DWPR	Tape and reel (2000 devices)

## PACKAGE DISSIPATION RATINGS(1)

PACKAGE	PowerPAD SOLDERED <sup>(2)</sup> θ <sub>JA</sub>	PowerPAD NOT SOLDERED <sup>(3)</sup>	θјс
RHF-24 <sup>(2)</sup>	32°C/W	74°C/W	1.7°C/W
D-16		62.9°C/W	25.7°C/W
DW-20		45.4°C/W	16.4°C/W
DWP-20 <sup>(2)</sup>	21.5°C/W	43.9°C/W	0.37°C/W

### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
\/ to \/	Cupply voltage	Dual supply	±5	±12	±15	V
V <sub>CC+</sub> to V <sub>CC-</sub>	Supply voltage	Single supply	10	24	30	V

θ<sub>JA</sub> values shown are typical for standard test PCBs only.
 For high-power dissipation applications, use of the PowerPAD package with the PowerPad on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage and/or reduce the lifetime the device. See TI technical brief SLMA002 for more information about utilizing the PowerPAD thermally enhanced package.

<sup>(3)</sup> Use of packages without the PowerPAD or not soldering the PowerPAD to the PCB, should be limited to low-power dissipation



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

ELECTRICAL		THS6132
V <sub>CC</sub>	Supply voltage	±16.5 V
VI	Input voltage	±V <sub>CC</sub>
Io	Output current	1000 mA
V <sub>IO</sub>	Differential input voltage	±2 V
THERMAL		
т.	Maximum junction temperature, any condition	150°C
T <sub>J</sub>	Maximum junction temperature, continuous operation, long term reliability (2)	125°C
T <sub>Sgt</sub>	Storage temperature	65°C to 150°C
	.6 mm (1/16-inch) from case for 10 seconds	300°C
ESD		
	НВМ	500 V
ESD ratings	CDM	1500 V
	MM	200 V

<sup>(1)</sup> The absolute maximum ratings under any condition is limited by the constraints of the silicon process. Stresses above these ratings may cause permanent damage. Exposure to absolute-maximum-rated conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those ispecified is not implied.

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC</sub> =  $\pm 12$  V, R<sub>F</sub> = 2 k $\Omega$ , Gain = +5, I<sub>ADJ</sub> = Bias1 = Bias2 = 0 V, R<sub>L</sub> = 50  $\Omega$  (unless otherwise noted)

PARAMETER			TEST C	MIN 7	TYP	MAX	UNIT			
NOISE/E	NOISE/DISTORTION PERFORMANCE									
MTPR	Multitone power ratio			Gain =+9.5, 163 kHz to 1.1 MHz DMT, +20 dBm Line Power, See Figure 1 for circuit		-76		dBc		
Receive band spill-over		Gain =+5, 25 kHz to 138 kHz with MTPR signal applied, See Figure 1 for circuit			-95		dBc			
			Differential load = 200 Ω			-88	dBc			
HD	Harmonic distortion, $V_{O(PP)} = 2 V$ f = 1 MHz		2 <sup>nd</sup> harmonic	Differential load = $50 \Omega$		-70		ubc		
טח			3 <sup>rd</sup> harmonic	Differential load = 200 $\Omega$	-	-107		dBc		
			3" narmonic	Differential load = $50 \Omega$		-84		UBC		
V <sub>n</sub>	Input voltage noise		V <sub>CC</sub> = ±5 V, ±12 V, ±15 V, f = 1	00 kHz		3.2		nV/√ <del>Hz</del>		
		+Input	V		V <sub>CC</sub> = ±5 V, ±12 V, ±15 V, f = 100 kHz			1.5		pA/√ <del>Hz</del>
In II	Input current noise	-Input		10				PA/VHZ		
	Crosstells		f = 1 MHz, V <sub>O(PP)</sub> = 2 V,	$R_L = 100 \Omega$	-65		dBc			
	Crosstalk		$f = 1 \text{ MHz}, V_{O(PP)} = 2 \text{ V}, V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}, \pm 15 \text{ V}$	$R_L = 25 \Omega$		-60		dBc		

are stress ratings only, and functional operation of the device at these or any other conditions beyond those ispecified is not implied.


(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

# TEXAS INSTRUMENTS www.ti.com

### SLLS544G-SEPTEMBER 2002-REVISED NOVEMBER 2004

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT	
OUTPU	T CHARACTERISTICS							
			R <sub>L</sub> = 100 Ω	±3.9	±4.1		.,	
		$V_{CC} = \pm 5 \text{ V}$	$R_L = 25 \Omega$	±3.7	±3.9		V	
			R <sub>L</sub> = 100 Ω	±10.7	±11.0		.,	
Vo	Single-ended output voltage swing	$V_{CC} = \pm 12 \text{ V}$	$R_L = 25 \Omega$	±10	±10.6		V	
		V	R <sub>L</sub> = 100 Ω	±13.5	±13.9		.,	
		$V_{CC} = \pm 15 \text{ V}$	$R_L = 25 \Omega$	±12.7	±13.4		V	
		$R_L = 5 \Omega$	V <sub>CC</sub> = ±5 V	±350	±400			
$I_{O}$	Output current (1)	D 40.0	V <sub>CC</sub> = ±12 V	±450	±600		mA	
		$R_L = 10 \Omega$	V <sub>CC</sub> = ±15 V	±450	±600			
I <sub>(SC)</sub>	Short-circuit current <sup>(1)</sup>	$R_L = 1 \Omega$	V <sub>CC</sub> = ±12 V		1000		mA	
	Output resistance	Open-loop	,		6		Ω	
	Output resistance—terminate mode	f = 1 MHz,	Gain = +10		0.05		Ω	
	Output resistance—shutdown mode	f = 1 MHz,	Open-loop		8.5		kΩ	
POWER	SUPPLY	<u>'</u>				<u> </u>		
	0	Dual supply		±4	±12	±16.5		
$V_{CC}$	Operating range	Single supply	Single supply		24	33	V	
			T <sub>A</sub> = 25°C		9.7	10.7	^	
	Quiescent current (each driver) $^{(2)}$ Full-bias mode (Bias-1 = 0, Bias-2 = 0) (Trimmed with $V_{CC} = \pm 12 \text{ V}$ at 25°C)	$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range			11.7	mA	
		V <sub>CC</sub> = ± 12 V	T <sub>A</sub> = 25°C		11	12	A	
			T <sub>A</sub> = full range			12.5	mA	
$I_{CC}$		\/ _ ±15\/	T <sub>A</sub> = 25°C		11.5	12.5	A	
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range			13	mA	
		Mid; Bias-1 - 1, Bias-2 = 0			7.5	8.5		
	Quiescent current (each driver) Variable bias modes, V <sub>CC</sub> = ±12 V	Low; Bias-1 = 0, Bias-2 = 1			4	5	mA	
	variable blad medde, v <sub>CC</sub> = ±12 v	Shutdown; Bias-1 = 1, Bias-2 = 1			0.25	0.9		
		$V_{CC} = \pm 5 \text{ V},$	T <sub>A</sub> = 25°C	-50	-56			
DODD	Device averally refer the rest	$\Delta V_{CC} = \pm 0.5 \text{ V}$	T <sub>A</sub> = full range	-47			-ID	
PSRR	Power supply rejection ratio	$V_{CC} = \pm 12 \text{ V}, \pm 15 \text{ V},$	T <sub>A</sub> = 25°C	-56	-60		dB	
		$\Delta V_{CC} = \pm 1 \text{ V}$	T <sub>A</sub> = full range	-53	-53			
DYNAM	IC PERFORMANCE	<u>'</u>	,			<u> </u>		
			Gain = +1, RF = 1.2 k $\Omega$		100			
		D 400 0	Gain = +2, RF = 1 k $\Omega$		80		NAL 1-	
BW		$R_L = 100 \Omega$	Gain = +5, RF = 1 k $\Omega$		35		MHz	
	Single-ended small-signal bandwidth		Gain = +10, RF = 1 k $\Omega$		20			
	$(-3 \text{ dB}), V_0 = 0.1 \text{ Vrms}$		Gain = +1, RF = 1.5 kΩ		65			
		P - 25 O	Gain = +2, RF = 1 k $\Omega$		60		NAL 1-	
		$R_L = 25 \Omega$	Gain = +5, RF = 1 k $\Omega$		40		MHz	
			Gain = +10, RF = 1 k $\Omega$		22			
SR	Single-ended slew rate (3)	V <sub>O</sub> = 10 Vpp,	Gain = +5		450		V/µs	

A heatsink is required to keep the junction temperature below absolute maximum rating when an output is heavily loaded or shorted. See Absolute Maximum Ratings section for more information.
 Approximately 0.5 mA (total) flows from V<sub>CC+</sub> to GND for internal logic control bias.
 Slew rate is defined from the 25% to the 75% output levels.





PARAMETER		TEST (	TEST CONDITIONS			MAX	UNIT
DC PER	FORMANCE	<u>'</u>				'	
			T <sub>A</sub> = 25°C		1	20	
	Input offset voltage		T <sub>A</sub> = full range			25	\/
Vos	D'''	V <sub>CC</sub> = ±5 V, ±12 V, ±15 V	T <sub>A</sub> = 25°C		0.5	10	mV
	Differential offset voltage		T <sub>A</sub> = full range			15	
	Offset drift		T <sub>A</sub> = full range		50		μV/°C
	landhia amad		T <sub>A</sub> = 25°C		8	15	
	-Input bias current	V .5V .40V .45V	T <sub>A</sub> = full range			20	
I <sub>IB</sub>	. In such him a summer	$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}, \pm 15 \text{ V}$	T <sub>A</sub> = 25°C		8	15	μΑ
	+Input bias current		T <sub>A</sub> = full range			20	
Z <sub>OL</sub>	Open loop transimpedance	$R_L = 1 \text{ k}\Omega, V_{CC} = \pm 12 \text{ V}, \pm 15 \text{ V}$	,		900		kΩ
INPUT C	HARACTERISTICS	<u>'</u>				'	
	Input common-mode voltage range		T <sub>A</sub> = 25°C	±2.7	±3.0		
		$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range	±2.6			V
.,		V 140.V	T <sub>A</sub> = 25°C	±9.5	±9.8		V
V <sub>ICR</sub>		$V_{CC} = \pm 12 \text{ V}$	T <sub>A</sub> = full range	±9.3			V
		V 145.V	T <sub>A</sub> = 25°C	±12.4	±12.7		V
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range	±12.1			V
CMDD	Comment and a minution making	V 15 V 140 V 145 V	T <sub>A</sub> = 25°C	48	54		-ID
CMRR	Common-mode rejection ratio	$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}, \pm 15 \text{ V}$	T <sub>A</sub> = full range	44		dB	ав
D	land and and the same	+Input	,		800		kΩ
R <sub>I</sub>	Input resistance	-Input			30		Ω
Ci	Input capacitance				1.7		pF
LOGIC C	CONTROL CHARACTERISTICS						
V <sub>IH</sub>	Bias pin voltage for logic 1	Relative to GND pin voltage		2.0			
V <sub>IL</sub>	Bias pin voltage for logic 0					0.8	V
I <sub>IH</sub>	Bias pin current for logic 1	V <sub>IH</sub> = 3.3 V, GND = 0 V			4	30	μA
I <sub>IL</sub>	Bias pin current for logic 0	V <sub>IL</sub> = 0.5 V, GND = 0 V			1	10	μA
	Transition time, logic 0 to logic 1 (4)				1		μs
	Transition time, logic 1 to logic 0 <sup>(4)</sup>				1		μs

<sup>(4)</sup> Transition time is defined as the time from when the logic signal is applied to the time when the supply current has reached half its final value.

## LOGIC TABLE(1)(2)

BIAS-1	BIAS-2	FUNCTION	DESCRIPTION			
0	0	Full bias mode	Amplifiers ON with lowest distortion possible (default state)			
1	0	Mid bias mode	Amplifiers ON with power savings with a reduction in distortion performance			
0	1	Low bias mode	Amplifiers ON with enhanced power savings and a reduction of distortion performance			
1	1	Shutdown mode	Amplifiers OFF and output has high impedance			

- (1) The default state for all logic pins is a logic zero (0). (2) The GND pin useable range is from  $V_{CC}$  to  $(V_{CC+}$  4 V).







Figure 1. Single-Supply ADSL CO Line Driver Circuit Utilizing Active Impedance (SF = 4)

### **PIN ASSIGNMENTS**




A. The PowerPAD is electrically isolated from all active circuity and pins. Connection of the PowerPAD to the PCB ground plane is highly recommended, although not required, as this plane is typically the largest copper plane on a PCB. The thermal performance will be better with a large copper plane than a small one.



### **TYPICAL CHARACTERISTICS**

# **Table of Graphs**

		FIGURE
Output voltage headroom	vs Output current	2
Common-mode rejection ratio	vs Frequency	3
Crosstalk	vs Frequency	4
Total quiescent current		5
Large signal output amplitude	vs Frequency	6-8
Voltage and current noise	vs Frequency	9
Overdrive recovery		10
Power supply rejection ratio	vs Frequency	11
Output amplitude	vs Frequency	12-37
Slew rate	vs Output voltage	38
Closed-loop output impedance	vs Frequency	39
Outlement summent	vs Supply voltage	40
Quiescent current	vs Temperature	41
Common-mode rejection ratio	vs Common-mode voltage	42
Input bias current	vs Temperature	43
Input offset voltage	vs Temperature	44
2nd Harmonic distribution	vs Frequency	45-52
3rd Harmonic distribution	vs Frequency	53-60
2nd Harmonic distribution	vs Output voltage	61-64
3rd Harmonic distribution	vs Output voltage	65-68



Output Current - mA

**OUTPUT VOLTAGE HEADROOM** 






Figure 3.

COMMON-MODE REJECTION RATIO









LARGE SIGNAL OUTPUT

#### LARGE SIGNAL OUTPUT AMPLITUDE vs FREQUENCY 24 V<sub>CC</sub>= ±12 V $-dB(V_{PP})$ $V_O = 8 V_{PP}$ Gain = 5 $R_F = 500 \Omega$ $V_O = 4 V_{PP}$ R<sub>L</sub>= 100 Ω Large Signal Output Amplitude Full Bias V<sub>O</sub> = 2 V<sub>PP</sub> $V_O = 1 V_{PP}$ 0 V<sub>O</sub> = 0.5 V<sub>PP</sub> $V_{O} = 0.25 V_{PP}$ 100 k 10 M 100 M f - Frequency - Hz

Figure 6.

**VOLTAGE AND CURRENT NOISE** 





Figure 7.







Figure 8.

**POWER SUPPLY REJECTION RATIO** 






Figure 9. Figure 10.





Figure 11.



**OUTPUT AMPLITUDE** 

Figure 12.




Figure 13.






Figure 14.




Figure 15.

**OUTPUT AMPLITUDE** 




Figure 16.

OUTPUT AMPLITUDE




Figure 17.




Figure 18.

**OUTPUT AMPLITUDE** 




Figure 19.




Figure 20.




Figure 21.




Figure 22.

⁴6

5

4

3

V<sub>CC</sub> = ±12 V

 $R_L = 100 \Omega$ 

 $V_{O} = 0.1 V_{rms}$ 

1 1 1 1 1 1 1 1 1

Gain = 5

Mid Bias

100 k

21

20

19

18

17

16

15

14

12

100 k

V<sub>CC</sub> = ±12 V

Gain = 10

 $R_L = 100 \Omega$ 


Full Bias

 $V_{O} = 0.1 V_{rms}$ 


무

Output Amplitude





**OUTPUT AMPLITUDE** vs FREQUENCY 16  $R_F = 750$ 15 14 13 Output Amplitude 12  $R_F = 2 k$ 10 V<sub>CC</sub> = ±12 V Gain = 5  $R_L = 25 \ \Omega$  $V_O = 0.1 V_{rms}$ Low Bias 1.111111 100 k 10 M 100 M f - Frequency - Hz





 $R_F = 750$ 

Figure 24. **OUTPUT AMPLITUDE** 




Figure 25.




Figure 26. **OUTPUT AMPLITUDE** 

vs FREQUENCY

f - Frequency - Hz

Figure 29.

 $R_{F} = 500$ 

f - Frequency - Hz





Figure 27.



**OUTPUT AMPLITUDE** 




Figure 30.

10 M

100 M

100 M

Figure 31.



Figure 38.





Figure 39.

Figure 40.












Figure 42.

**COMMON-MODE REJECTION RATIO** 












2ND HARMONIC DISTORTION vs FREQUENCY

Figure 44.



2ND HARMONIC DISTORTION vs FREQUENCY





2ND HARMONIC DISTORTION





Figure 47.


Figure 48.


Figure 49.













**3RD HARMONIC DISTORTION** 










Figure 60.



3RD HARMONIC DISTORTION
vs
OUTPUT VOLTAGE

Figure 62.



vs OUTPUT VOLTAGE -70 -75 Low Bia -80 3rd HD -dBc -85 \_90 Gain = 5  $R_L = 200 \Omega$ Full Bias -95  $R_F = 1 k\Omega$ f = 1 MHz -100 15 20 25 30 35 40

**3RD HARMONIC DISTORTION** 

vs OUTPUT VOLTAGE -65  $V_{CC} = \pm 12 \text{ V}$ Gain = 5 -70 Low Bias  $R_L = 50 \Omega$  $R_F = 1 k\Omega$ -75 f = 1 MHz3rd HD -dBc -80 -85 Mid Bias -90 Differential configuration -100 15 20 Output Voltage - Vpp

**3RD HARMONIC DISTORTION** 

Figure 65.


Figure 66.

Output Voltage - Vpp

Figure 67.



### **3RD HARMONIC DISTORTION**





#### APPLICATION INFORMATION

The THS6182 contains two independent operational amplifiers. These amplifiers are current feedback topology amplifiers made for high-speed operation. They have been specifically designed to deliver the full power requirements of ADSL and therefore can deliver output currents of at least 400 mA at full output voltage.

The THS6182 is fabricated using Texas Instruments 30-V complementary bipolar process, HVBiCOM. This process provides excellent isolation and high slew rates that result in the device's excellent crosstalk and extremely low distortion.

#### **DEVICE PROTECTION FEATURE**


The THS6182 has a built-in thermal protection feature. Should the internal junction temperature rise above approximately 160°C, the device automatically shuts down. Such a condition could exist with improper heat sinking or if the output is shorted to ground. When the abnormal condition is fixed, the internal thermal shutdown circuit automatically turns the device back on. This occurs at approximately 145°C, junction temperature. Note that the THS6182 does not have short-circuit protection and care should be taken to minimize the output current below the absolute maximum ratings.

#### THERMAL INFORMATION

The THS6182 is available in a thermally-enhanced DWP and RHF package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 69(a) and Figure 69(b), for the DWP package example]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 69(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad. Note that the PowerPAD is electronically isolated from the active circuitry and any pins. Thus, the PowerPAD can be connected to any potential voltage within the absolute maximum voltage range. Ideally, connection of the PAD to the ground plane is preferred as the plane typically is the largest copper plane on a PCB.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device. This is discussed in more detail in the *PCB design considerations* section of this document.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



A. The thermal pad is electrically isolated from all terminals in the package.

Figure 69. Views of Thermally Enhanced DWP Package



#### RECOMMENDED FEEDBACK AND GAIN RESISTOR VALUES

As with all current feedback amplifiers, the bandwidth of the THS6182 is an inversely proportional function of the value of the feedback resistor. The recommended resistors with a  $\pm 12$ -V power supply for the optimum frequency response with a 25- $\Omega$  load system is 1 k $\Omega$  for a gain of 5. These should be used as a starting point and once optimum values are found, 1% tolerance resistors should be used to maintain frequency response characteristics.

Consistent with current feedback amplifiers, increasing the gain is best accomplished by changing the gain resistor, not the feedback resistor. This is because the bandwidth of the amplifier is dominated by the feedback resistor value and internal dominant-pole capacitor. The ability to control the amplifier gain independently of the bandwidth constitutes a major advantage of current feedback amplifiers over conventional voltage feedback amplifiers.

It is important to realize the effects of the feedback resistance on distortion. Increasing the resistance decreases the loop gain and increases the distortion. It is also important to know that decreasing load impedance increases total harmonic distortion (THD). Typically, the third order harmonic distortion increases more than the second order harmonic distortion.

Finally, in a differential configuration as shown in Figure 1, it is important to note that there is a differential gain and a common-mode gain which are different from each other. Differentially, the gain is at  $1 + R_F/R_G$ . While common-mode gain = 1 due to  $R_G$  being connected directly between each amplifier and not to ground. This can lead to potential problems as the stability of the amplifier is determined by  $R_F$ . Thus,  $R_F$  must be large enough to ensure the common-mode stability, even though a large differential gain may be required.

#### **OFFSET VOLTAGE**

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 70. Output Offset Voltage Model

#### **NOISE CALCULATIONS**

Noise can cause errors on very small signals. This is especially true for the amplifying small signals. The noise model for current feedback amplifiers (CFB) is the same as voltage feedback amplifiers (VFB). The only difference between the two is that the CFB amplifiers generally specify different current noise parameters for each input while VFB amplifiers usually only specify one noise current parameter. The noise model is shown in Figure 71. This model includes all of the noise sources as follows:

- $e_n$  = Amplifier internal voltage noise (nV/ $\sqrt{Hz}$ )
- IN+ = Noninverting current noise (pA/ $\sqrt{\text{Hz}}$ )
- IN- = Inverting current noise (pA/√Hz)
- e<sub>RX</sub> = Thermal voltage noise associated with each resistor (e<sub>RX</sub> = 4 kTR<sub>x</sub>)






Figure 71. Noise Model

The total equivalent input noise density (e<sub>ni</sub>) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \times \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \times \left(\mathbf{R}_{F} \parallel \mathbf{R}_{G}\right)\right)^{2} + 4 \, \mathbf{kTR}_{S} + 4 \, \mathbf{kT} \left(\mathbf{R}_{F} \parallel \mathbf{R}_{G}\right)}}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$ 

T = Temperature in degrees Kelvin (273 +°C)

 $R_F \parallel R_G = Parallel resistance of R_F and R_G$ 

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_{V})$ .

$$e_{no} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing  $R_{\rm G}$ ), the input noise is reduced considerably because of the parallel resistance term.

#### **DRIVING A CAPACITIVE LOAD**

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS6182 has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 72. A minimum value of 2  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.






Figure 72. Driving a Capacitive Load

#### **PCB DESIGN CONSIDERATIONS**

Proper PCB design techniques in two areas are important to assure proper operation of the THS6182. These areas are high-speed layout techniques and thermal-management techniques. Because the THS6182 is a high-speed part, the following guidelines are recommended.

- Ground plane It is essential that a ground plane be used on the board to provide all components with a low
  inductive ground connection. Although a ground connection directly to a terminal of the THS6012 is not
  necessarily required, it is recommended that the thermal pad of the package be tied to ground. This serves
  two functions. It provides a low inductive ground to the device substrate to minimize internal crosstalk and it
  provides the path for heat removal. Note that the BiCom process is a SOI process and thus, the substrate is
  isolated from the active circuitry.
- Input stray capacitance To minimize potential problems with amplifier oscillation, the capacitance at the
  inverting input of the amplifiers must be kept to a minimum. To do this, PCB trace runs to the inverting input
  must be as short as possible, the ground plane should be removed under any etch runs connected to the
  inverting input, and external components should be placed as close as possible to the inverting input. This is
  especially true in the noninverting configuration.
- Proper power supply decoupling Use a minimum of a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting etch makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminal and the ceramic capacitors.
- For a differential configuration as shown in Figure 1, it is recommended that a 0.1-μF or 1-μF capacitor be added across the power supplies (from V<sub>CC+</sub> to V<sub>CC-</sub>) as close as possible to the THS6182. This allows for differential currents to flow properly, signficantly reducing even-order harmonic distortion. The 0.1-μF capacitors to ground should also be used as previously stipulated.


Because of its power dissipation, proper thermal management of the THS6182 is required. Although there are many ways to properly heatsink this device, the following steps illustrate one recommended approach for a multilayer PCB with an internal ground plane utilizing the 20 pin DWP PowerPAD package.

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 73. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place 18 holes in the area of the thermal pad. These holes should be 13 mils in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. It is recommended, but not required, to place six more holes under the package, but outside the thermal pad area. These holes are 25 mils in diameter. They may be larger because they are not in the area to be soldered so that wicking is not a problem.
- 4. Connect all 24 holes, the 18 within the thermal pad area and the 6 outside the pad area, to the internal ground plane.
- 5. When connecting these holes to the ground plane, do **not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat



transfer during soldering operations. This makes the soldering of vias that have plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS6182 package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated through hole.

- 6. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area with its five holes. The four larger holes outside the thermal pad area, but still under the package, should be covered with solder mask.
- 7. Apply solder paste to the exposed thermal pad area and all of the operational amplifier terminals.
- 8. With these preparatory steps in place, the THS6182 DWP is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.




Vias should go through the board connecting the top layer PowerPad to any and all ground planes. (The larger the ground plane, the larger the area to distribute the heat.) Solder resist should be used on the bottom side ground plane in order to prevent wicking of the solder through the vias during the reflow process.


All Units in Inches

Figure 73. 20-Pin DWP PowerPAD PCB Etch and Via Pattern

The RHF package is similar to the DWP package with respect to PCB mounting procedures. The recommended PCB layout is as shown in Figure 74.







Vias should go through the board connecting the top layer PowerPAD to any and all ground planes. The larger the ground plane, the more area to distribute the heat.

Solder resist should be used on the bottom side ground plane to prevent wicking of the solder through the vias during the reflow process.

Figure 74. Suggested PCB Layout

The actual thermal performance achieved with the THS6182 in the 20-pin DWP PowerPAD package depends on the application. In the previous example, if the size of the internal ground plane is approximately 3 inches  $\times$  3 inches, then the expected thermal coefficient,  $\Theta_{JA}$ , is about 21.5°C/W. (See the Package Dissipation Ratings Table for all other package metrics.) For a given  $\Theta_{JA}$ , the maximum power dissipation is calculated by the following formula:

$$P_D = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of THS6182 (watts)

 $T_{MAX}$  = Absolute maximum operating junction temperature (125°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case. See the Package Dissipation Ratings table.

 $\theta_{CA}$  = Thermal coefficient from case to ambient determined by PCB layout and construction.

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.

#### **GENERAL CONFIGURATIONS**

A common error for the first-time CFB user is to create a unity gain buffer amplifier by shorting the output directly to the inverting input. A CFB amplifier in this configuration oscillates and is **not** recommended. The THS6182, like all CFB amplifiers, **must** have a feedback resistor for stable operation. Additionally, placing capacitors directly from the output to the inverting input is not recommended. This is because, at high frequencies, a capacitor has a very low impedance. This results in an unstable amplifier and should not be considered when using a current-feedback amplifier. Because of this, integrators and simple low-pass filters, which are easily implemented on a VFB amplifier, have to be designed slightly differently. If filtering is required, simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 75).




Figure 75. Single-Pole Low-Pass Filter

If a multiple pole filter is required, the use of a Sallen-Key filter can work very well with CFB amplifiers. This is because the filtering elements are not in the negative feedback loop and stability is not compromised. Because of their high slew-rates and high bandwidths, CFB amplifiers can create very accurate signals and help minimize distortion. An example is shown in Figure 76.






Figure 76. 2-Pole Low-Pass Sallen-Key Filter

#### **EVALUATION BOARD**

An evaluation board is available for the THS6182. This board has been configured for proper thermal management of the THS6182. The circuitry has been designed for a typical ADSL application as shown previously in this document. For more detailed information, refer to the *THS6182EVM User's Guide* (literature number SLOU152). To order the evaluation board contact your local TI sales office or distributor.




#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



**Top View** 

NOTE: All linear dimensions are in millimeters

PPTD009

**Exposed Thermal Pad Dimensions** 



#### PACKAGE OPTION ADDENDUM

11-Feb-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
THS6182D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
THS6182DR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
THS6182DW	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM
THS6182DWP	ACTIVE	SO Power PAD	DWP	20	25	None	CU NIPDAU	Level-1-220C-UNLIM
THS6182DWPR	ACTIVE	SO Power PAD	DWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
THS6182DWR	ACTIVE	SOIC	DW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM
THS6182RHFR	ACTIVE	QFN	RHF	24	3000	None	CU NIPDAU	Level-2-220C-1 YEAR
THS6182RHFT	ACTIVE	QFN	RHF	24	250	None	CU NIPDAU	Level-2-220C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DWP (R-PDSO-G\*\*)

# PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).


This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.



# DW (R-PDSO-G20)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



# RHF (R-PQFP-N24)

# PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265