



# TH72002

## 315MHz

### ASK Transmitter

## Features

- ☐ Fully integrated PLL-stabilized VCO
- ☐ Frequency range from 290 MHz to 350 MHz
- ☐ Single-ended RF output
- ☐ ASK achieved by on/off keying of internal power amplifier up to 40 kbit/s
- ☐ Wide power supply range from 1.95 V to 5.5 V
- ☐ Very low standby current
- ☐ On-chip low voltage detector
- ☐ High over-all frequency accuracy
- ☐ Adjustable output power range from -12 dBm to +11 dBm
- ☐ Adjustable current consumption from 3.2 mA to 10.3 mA
- ☐ Conforms to FCC part 15 and similar standards
- ☐ 8-pin Small Outline Integrated Circuit (SOIC)


## Ordering Information

| Part Number | Temperature Code   | Package Code | Delivery Form             |
|-------------|--------------------|--------------|---------------------------|
| TH72002     | K (-40°C to 125°C) | DC (SOIC8)   | 98 pc/tube<br>2500 pc/T&R |

## Application Examples

- ☐ General digital data transmission
- ☐ Tire Pressure Monitoring Systems (TPMS)
- ☐ Remote Keyless Entry (RKE)
- ☐ Wireless access control
- ☐ Alarm and security systems
- ☐ Garage door openers
- ☐ Remote Controls
- ☐ Home and building automation
- ☐ Low-power telemetry systems

## Pin Description



## General Description

The TH72002 ASK transmitter IC is designed for applications in the 315 MHz industrial-scientific-medical (ISM) band. It can also be used for any other system with carrier frequencies ranging from 290 MHz to 350 MHz.

The transmitter's carrier frequency  $f_c$  is determined by the frequency of the reference crystal  $f_{ref}$ . The integrated PLL synthesizer ensures that carrier frequencies, ranging from 290 MHz to 350 MHz, can be achieved. This is done by using a crystal with a reference frequency according to:  $f_{ref} = f_c/N$ , where  $N = 32$  is the PLL feedback divider ratio.

## Document Content

|           |                                          |           |
|-----------|------------------------------------------|-----------|
| <b>1</b>  | <b>Theory of Operation</b>               | <b>3</b>  |
| 1.1       | General                                  | 3         |
| 1.2       | Block Diagram                            | 3         |
| <b>2</b>  | <b>Functional Description</b>            | <b>4</b>  |
| 2.1       | Crystal Oscillator                       | 4         |
| 2.2       | ASK Modulation                           | 4         |
| 2.3       | Crystal Pulling                          | 4         |
| 2.4       | Output Power Selection                   | 5         |
| 2.5       | Lock Detection                           | 5         |
| 2.6       | Low Voltage Detection                    | 5         |
| 2.7       | Mode Control Logic                       | 6         |
| 2.8       | Timing Diagrams                          | 6         |
| <b>3</b>  | <b>Pin Definition and Description</b>    | <b>7</b>  |
| <b>4</b>  | <b>Electrical Characteristics</b>        | <b>8</b>  |
| 4.1       | Absolute Maximum Ratings                 | 8         |
| 4.2       | Normal Operating Conditions              | 8         |
| 4.3       | Crystal Parameters                       | 8         |
| 4.4       | DC Characteristics                       | 9         |
| 4.5       | AC Characteristics                       | 10        |
| 4.6       | Output Power Steps                       | 10        |
| <b>5</b>  | <b>Typical Operating Characteristics</b> | <b>11</b> |
| 5.1       | DC Characteristics                       | 11        |
| 5.2       | AC Characteristics                       | 14        |
| <b>6</b>  | <b>Test Circuit</b>                      | <b>17</b> |
| 6.1       | Test circuit component list to Fig. 18   | 17        |
| <b>7</b>  | <b>Package Description</b>               | <b>18</b> |
| 7.1       | Soldering Information                    | 18        |
| <b>8</b>  | <b>Reliability Information</b>           | <b>19</b> |
| <b>9</b>  | <b>ESD Precautions</b>                   | <b>19</b> |
| <b>10</b> | <b>Disclaimer</b>                        | <b>20</b> |

## 1 Theory of Operation

### 1.1 General

As depicted in Fig.1, the TH72002 transmitter consists of a fully integrated voltage-controlled oscillator (VCO), a divide-by-32 divider (div32), a phase-frequency detector (PFD) and a charge pump (CP). An internal loop filter determines the dynamic behavior of the PLL and suppresses reference spurious signals. A Colpitts crystal oscillator (XOSC) is used as the reference oscillator of a phase-locked loop (PLL) synthesizer. The VCO's output signal feeds the power amplifier (PA). The RF signal power  $P_{out}$  can be adjusted in four steps from  $P_{out} = -12$  dBm to  $+11$  dBm, either by changing the value of resistor RPS or by varying the voltage  $V_{PS}$  at pin PSEL. The open-collector output (OUT) can be used either to directly drive a loop antenna or to be matched to a 50Ohm load. Bandgap biasing ensures stable operation of the IC at a power supply range of 1.95 V to 5.5 V.

### 1.2 Block Diagram




Fig. 1: Block diagram with external components

## 2 Functional Description

### 2.1 Crystal Oscillator

A Colpitts crystal oscillator with integrated functional capacitors is used as the reference oscillator for the PLL synthesizer. The equivalent input capacitance CRO offered by the crystal oscillator input pin ROI is about 18pF. The crystal oscillator is provided with an amplitude control loop in order to have a very stable frequency over the specified supply voltage and temperature range in combination with a short start-up time.

### 2.2 ASK Modulation

The PLL transmitter can be ASK-modulated by applying a data stream directly at the pin ASKDTA. This turns the internal current sources of the power amplifier on and off and therefore leads to an ASK signal at the output.

| ASKDTA | Description                                                                |
|--------|----------------------------------------------------------------------------|
| 0      | Power amplifier is turned off                                              |
| 1      | Power amplifier is turned on (according to the selected output power step) |

### 2.3 Crystal Pulling

A crystal is tuned by the manufacturer to the required oscillation frequency  $f_0$  at a given load capacitance CL and within the specified calibration tolerance. The only way to pull the oscillation frequency is to vary the effective load capacitance  $CL_{eff}$  seen by the crystal.

Figure 2 shows the oscillation frequency of a crystal as a function of the effective load capacitance. This figure also illustrates the relationship between the external pulling capacitor and the center frequency.

It can be seen that the pulling sensitivity increases with the reduction of CL. For high-accuracy ASK applications, a higher load capacitance should be chosen in order to reduce the frequency drift caused by the tolerances of the chip and the external pulling capacitor.




Fig. 2: Crystal pulling characteristic



## 2.7 Mode Control Logic

The mode control logic allows two different modes of operation as listed in the following table. The mode control pin ENTX is pulled-down internally. This guarantees that the whole circuit is shut down if this pin is left floating.

| ENTX | Mode       | Description |
|------|------------|-------------|
| 0    | TX standby | TX disabled |
| 1    | TX active  | TX enable   |

## 2.8 Timing Diagrams

After enabling the transmitter by the ENTX signal, the power amplifier remains inactive for the time  $t_{on}$ , the transmitter start-up time. The crystal oscillator starts oscillation and the PLL locks to the desired output frequency within the time duration  $t_{on}$ . After successful PLL lock, the LOCK signal turns on the power amplifier, and then the RF carrier can be ASK modulated.




Fig. 4: Timing diagram for ASK modulation

### 3 Pin Definition and Description

| Pin No. | Name   | I/O Type   | Functional Schematic | Description                                                                                                                                           |
|---------|--------|------------|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1       | ASKDTA | input      |                      | <p>ASK data input, CMOS compatible with operation mode dependent pull-up circuit</p> <p>TX standby: no pull-up<br/>TX active: pull-up</p>             |
| 2       | n. c.  |            |                      | no connection                                                                                                                                         |
| 3       | ROI    | analog I/O |                      | XOSC connection to XTAL, Colpitts type crystal oscillator                                                                                             |
| 4       | ENTX   | input      |                      | mode control input, CMOS-compatible with internal pull-down circuit                                                                                   |
| 5       | PSEL   | analog I/O |                      | <p>power select input, high-impedance comparator logic</p> <p>TX standby: <math>I_{PSEL} = 0</math><br/>TX active: <math>I_{PSEL} = 8\mu A</math></p> |
| 6       | VCC    | supply     |                      | positive power supply                                                                                                                                 |
| 7       | OUT    | output     |                      | power amplifier output, open collector                                                                                                                |
| 8       | VEE    | ground     |                      | negative power supply                                                                                                                                 |

## 4 Electrical Characteristics

### 4.1 Absolute Maximum Ratings

| Parameter               | Symbol     | Condition                                                   | Min       | Max          | Unit |
|-------------------------|------------|-------------------------------------------------------------|-----------|--------------|------|
| Supply voltage          | $V_{CC}$   |                                                             | 0         | 7.0          | V    |
| Input voltage           | $V_{IN}$   |                                                             | -0.3      | $V_{CC}+0.3$ | V    |
| Storage temperature     | $T_{STG}$  |                                                             | -65       | 150          | °C   |
| Junction temperature    | $T_J$      |                                                             |           | 150          | °C   |
| Thermal Resistance      | $R_{thJA}$ |                                                             |           | 163          | K/W  |
| Power dissipation       | $P_{diss}$ |                                                             |           | 0.12         | W    |
| Electrostatic discharge | $V_{ESD}$  | human body model (HBM)<br>according to CDF-AEC-<br>Q100-002 | $\pm 2.0$ |              | kV   |

### 4.2 Normal Operating Conditions

| Parameter               | Symbol    | Condition                | Min                | Max                | Unit   |
|-------------------------|-----------|--------------------------|--------------------|--------------------|--------|
| Supply voltage          | $V_{CC}$  |                          | 1.95               | 5.5                | V      |
| Operating temperature   | $T_A$     |                          | -40                | 125                | °C     |
| Input low voltage CMOS  | $V_{IL}$  | ENTX, ASKDTA pins        |                    | $0.3 \cdot V_{CC}$ | V      |
| Input high voltage CMOS | $V_{IH}$  | ENTX, ASKDTA pins        | $0.7 \cdot V_{CC}$ |                    | V      |
| XOSC frequency          | $f_{ref}$ | set by the crystal       | 9                  | 10.9               | MHz    |
| VCO frequency           | $f_c$     | $f_c = 32 \cdot f_{ref}$ | 290                | 350                | MHz    |
| Data rate               | R         | NRZ                      |                    | 40                 | kbit/s |

### 4.3 Crystal Parameters

| Parameter          | Symbol | Condition            | Min | Max  | Unit     |
|--------------------|--------|----------------------|-----|------|----------|
| Crystal frequency  | $f_0$  | fundamental mode, AT | 9   | 10.9 | MHz      |
| Load capacitance   | $C_L$  |                      | 10  | 15   | pF       |
| Static capacitance | $C_0$  |                      |     | 7    | pF       |
| Series resistance  | $R_1$  |                      |     | 70   | $\Omega$ |

#### 4.4 DC Characteristics

all parameters under normal operating conditions, unless otherwise stated;  
typical values at  $T_A = 23^\circ\text{C}$  and  $V_{CC} = 3\text{ V}$

| Parameter                                   | Symbol       | Condition                       | Min                | Typ  | Max                | Unit          |
|---------------------------------------------|--------------|---------------------------------|--------------------|------|--------------------|---------------|
| <b>Operating Currents</b>                   |              |                                 |                    |      |                    |               |
| Standby current                             | $I_{SBY}$    | ENTX=0, $T_A=85^\circ\text{C}$  |                    | 0.2  | 200                | nA            |
|                                             |              | ENTX=0, $T_A=125^\circ\text{C}$ |                    |      | 4                  | $\mu\text{A}$ |
| Supply current in power step 0              | $I_{CC0}$    | ENTX=1                          | 1.5                | 2.3  | 3.8                | mA            |
| Supply current in power step 1              | $I_{CC1}$    | ENTX=1                          | 2.1                | 3.2  | 4.9                | mA            |
| Supply current in power step 2              | $I_{CC2}$    | ENTX=1                          | 3.0                | 4.4  | 6.2                | mA            |
| Supply current in power step 3              | $I_{CC3}$    | ENTX=1                          | 4.5                | 6.2  | 8.5                | mA            |
| Supply current in power step 4              | $I_{CC4}$    | ENTX=1                          | 7.3                | 10.3 | 13.3               | mA            |
| <b>Digital Pin Characteristics</b>          |              |                                 |                    |      |                    |               |
| Input low voltage CMOS                      | $V_{IL}$     | ENTX, ASKDTA pins               | -0.3               |      | $0.3 \cdot V_{CC}$ | V             |
| Input high voltage CMOS                     | $V_{IH}$     | ENTX, ASKDTA pins               | $0.7 \cdot V_{CC}$ |      | $V_{CC} + 0.3$     | V             |
| Pull down current<br>ENTX pin               | $I_{PDEN}$   | ENTX=1                          | 0.2                | 2.0  | 20                 | $\mu\text{A}$ |
| Low level input current<br>ENTX pin         | $I_{INLEN}$  | ENTX=0                          |                    |      | 0.02               | $\mu\text{A}$ |
| High level input current<br>ASKDTA pin      | $I_{INHDTA}$ | ASKDTA=1                        |                    |      | 0.02               | $\mu\text{A}$ |
| Pull up current<br>ASKDTA pin active        | $I_{PUDTAa}$ | ASKDTA=0<br>ENTX=1              | 0.1                | 1.5  | 12                 | $\mu\text{A}$ |
| Pull up current<br>ASKDTA pin standby       | $I_{PUDTAs}$ | ASKDTA=0<br>ENTX=0              |                    |      | 0.02               | $\mu\text{A}$ |
| <b>Power Select Characteristics</b>         |              |                                 |                    |      |                    |               |
| Power select current                        | $I_{PSEL}$   | ENTX=1                          | 7.0                | 8.6  | 9.9                | $\mu\text{A}$ |
| Power select voltage step 0                 | $V_{PS0}$    | ENTX=1                          |                    |      | 0.035              | V             |
| Power select voltage step 1                 | $V_{PS1}$    | ENTX=1                          | 0.14               |      | 0.24               | V             |
| Power select voltage step 2                 | $V_{PS2}$    | ENTX=1                          | 0.37               |      | 0.60               | V             |
| Power select voltage step 3                 | $V_{PS3}$    | ENTX=1                          | 0.78               |      | 1.29               | V             |
| Power select voltage step 4                 | $V_{PS4}$    | ENTX=1                          | 1.55               |      |                    | V             |
| <b>Low Voltage Detection Characteristic</b> |              |                                 |                    |      |                    |               |
| Low voltage detect threshold                | $V_{LVD}$    | ENTX=1                          | 1.75               | 1.85 | 1.95               | V             |

#### 4.5 AC Characteristics

all parameters under normal operating conditions, unless otherwise stated;  
typical values at  $T_A = 23^\circ\text{C}$  and  $V_{CC} = 3\text{V}$ ; test circuit shown in Fig. 18,  $f_c = 315\text{MHz}$

| Parameter                                                       | Symbol            | Condition                       | Min  | Typ | Max                | Unit   |
|-----------------------------------------------------------------|-------------------|---------------------------------|------|-----|--------------------|--------|
| <b>CW Spectrum Characteristics</b>                              |                   |                                 |      |     |                    |        |
| Output power in step 0 (Isolation in off-state)                 | $P_{\text{off}}$  | ENTX=1                          |      |     | -70                | dBm    |
| Output power in step 1                                          | $P_1$             | ENTX=1                          | -13  | -12 | -9.5 <sup>1)</sup> | dBm    |
| Output power in step 2                                          | $P_2$             | ENTX=1                          | -2.5 | -3  | -0.5 <sup>1)</sup> | dBm    |
| Output power in step 3                                          | $P_3$             | ENTX=1                          | 2.5  | 3   | 5 <sup>1)</sup>    | dBm    |
| Output power in step 4                                          | $P_4$             | ENTX=1                          | 5    | 9   | 11 <sup>1)</sup>   | dBm    |
| Phase noise                                                     | $L(f_m)$          | @ 200kHz offset                 |      | -88 | -83                | dBc/Hz |
| Spurious emissions according to EN 300 220-1 (2000.09) table 13 | $P_{\text{spur}}$ | 47MHz < f < 74MHz               |      |     | -54                | dBm    |
|                                                                 |                   | 87.5MHz < f < 118MHz            |      |     |                    |        |
|                                                                 |                   | 174MHz < f < 230MHz             |      |     |                    |        |
|                                                                 |                   | 470MHz < f < 862MHz             |      |     |                    |        |
|                                                                 |                   | B=100kHz                        |      |     |                    |        |
|                                                                 |                   | f < 1GHz, B=100kHz              |      |     | -36                | dBm    |
|                                                                 |                   | f > 1GHz, B=1MHz                |      |     | -30                | dBm    |
| <b>Start-up Parameters</b>                                      |                   |                                 |      |     |                    |        |
| Start-up time                                                   | $t_{\text{on}}$   | from standby to transmit mode   |      | 1.2 | 1.5                | ms     |
| <b>Frequency Stability</b>                                      |                   |                                 |      |     |                    |        |
| Frequency stability vs. supply voltage                          | $df_{VCC}$        |                                 |      |     | $\pm 3$            | ppm    |
| Frequency stability vs. temperature                             | $df_{TA}$         | crystal at constant temperature |      |     | $\pm 10$           | ppm    |
| Frequency stability vs. variation range of $C_{RO}$             | $df_{CRO}$        |                                 |      |     | $\pm 20$           | ppm    |

1) output matching network tuned for 5V supply

#### 4.6 Output Power Steps

| Power step       | 0   | 1  | 2  | 3   | 4             |
|------------------|-----|----|----|-----|---------------|
| RPS / k $\Omega$ | < 3 | 22 | 56 | 120 | not connected |

## 5 Typical Operating Characteristics

### 5.1 DC Characteristics




Fig. 5: Standby current limits




Fig. 6: Supply current in power step 0




Fig. 7: Supply current in power step 1




Fig. 8: Supply current in power step 2




Fig. 9: Supply current in power step 3




Fig. 10: Supply current in power step 4

## 5.2 AC Characteristics

- Data according to test circuit in Fig. 17




Fig. 11: Output power in step 1




Fig. 12: Output power in step 2




Fig. 13: Output power in step 3




Fig. 14: Output power in step 4




Fig. 15: RF output signal with PLL reference spurs




Fig. 16: Single sideband phase noise

## 6 Test Circuit




Fig. 17: Test circuit for ASK with 50  $\Omega$  matching network

### 6.1 Test circuit component list to Fig. 18

| Part | Size   | Value @ 315 MHz | Tolerance                                              | Description                                                                                                 |
|------|--------|-----------------|--------------------------------------------------------|-------------------------------------------------------------------------------------------------------------|
| CM1  | 0805   | 10 pF           | $\pm 5\%$                                              | impedance matching capacitor                                                                                |
| CM2  | 0805   | 15 pF           | $\pm 5\%$                                              | impedance matching capacitor                                                                                |
| CM3  | 0805   | 82 pF           | $\pm 5\%$                                              | impedance matching capacitor                                                                                |
| LM   | 0805   | 47 nH           | $\pm 5\%$                                              | impedance matching inductor, note 2                                                                         |
| LT   | 0805   | 33 nH           | $\pm 5\%$                                              | output tank inductor, note 2                                                                                |
| CX1  | 0805   | 27 pF           | $\pm 5\%$                                              | XOSC capacitor, note 1                                                                                      |
| RPS  | 0805   | see section 4.6 | $\pm 5\%$                                              | power-select resistor                                                                                       |
| CB0  | 1206   | 220 nF          | $\pm 20\%$                                             | de-coupling capacitor                                                                                       |
| CB1  | 0805   | 330 pF          | $\pm 10\%$                                             | de-coupling capacitor                                                                                       |
| XTAL | HC49/S | 9.84375MHz      | $\pm 30\text{ppm calibr.}$<br>$\pm 30\text{ppm temp.}$ | fundamental wave crystal,<br>$C_L = 12 \text{ pF}$ , $C_{0, \text{max}} = 7 \text{ pF}$ , $R_1 = 60 \Omega$ |

**Note 1:** value depending on crystal parameters

**Note 2:** for high-power applications high-Q wire-wound inductors should be used

## 7 Package Description



The device TH72002 is RoHS compliant.




Fig. 18: SOIC8

| all Dimension in mm, coplanarity < 0.1mm    |       |       |        |       |        |       |       |       |       |       |       |    |
|---------------------------------------------|-------|-------|--------|-------|--------|-------|-------|-------|-------|-------|-------|----|
|                                             | D     | E     | H      | A     | A1     | A2    | e     | B     | ZD    | C     | L     | α  |
| min                                         | 4.80  | 3.81  | 5.80   | 1.52  | 0.10   | 1.37  | 1.27  | 0.36  | 0.53  | 0.19  | 0.41  | 0° |
| max                                         | 4.98  | 3.99  | 6.20   | 1.72  | 0.25   | 1.57  | 1.27  | 0.46  | 0.53  | 0.25  | 1.27  | 8° |
| all Dimension in inch, coplanarity < 0.004" |       |       |        |       |        |       |       |       |       |       |       |    |
| min                                         | 0.189 | 0.150 | 0.2284 | 0.060 | 0.0040 | 0.054 | 0.050 | 0.014 | 0.021 | 0.075 | 0.016 | 0° |
| max                                         | 0.196 | 0.157 | 0.2440 | 0.068 | 0.0098 | 0.062 | 0.050 | 0.018 | 0.021 | 0.098 | 0.050 | 8° |

### 7.1 Soldering Information

- The device TH72002 is qualified for MSL3 with soldering peak temperature 260 deg C according to JEDEC J-STD-20

## 8 Reliability Information

This Melexis device is classified and qualified regarding soldering technology, solderability and moisture sensitivity level, as defined in this specification, according to following test methods:

### Reflow Soldering SMD's (Surface Mount Devices)

- IPC/JEDEC J-STD-020  
"Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices (classification reflow profiles according to table 5-2)"
- EIA/JEDEC JESD22-A113  
"Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing (reflow profiles according to table 2)"

### Wave Soldering SMD's (Surface Mount Devices) and THD's (Through Hole Devices)

- EN60749-20  
"Resistance of plastic- encapsulated SMD's to combined effect of moisture and soldering heat"
- EIA/JEDEC JESD22-B106 and EN60749-15  
"Resistance to soldering temperature for through-hole mounted devices"

### Iron Soldering THD's (Through Hole Devices)

- EN60749-15  
"Resistance to soldering temperature for through-hole mounted devices"

### Solderability SMD's (Surface Mount Devices) and THD's (Through Hole Devices)

- EIA/JEDEC JESD22-B102 and EN60749-21  
"Solderability"

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

Melexis is contributing to global environmental conservation by promoting **lead free** solutions. For more information on qualification of **RoHS** compliant products (RoHS = European directive on the Restriction Of the Use of Certain Hazardous Substances) please visit the quality page on our website:

[http://www.melexis.com/quality\\_leadfree.aspx](http://www.melexis.com/quality_leadfree.aspx)

## 9 ESD Precautions

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD). Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

## 10 Disclaimer

- 1) The information included in this documentation is subject to Melexis intellectual and other property rights. Reproduction of information is permissible only if the information will not be altered and is accompanied by all associated conditions, limitations and notices.
  - 2) Any use of the documentation without the prior written consent of Melexis other than the one set forth in clause 1 is an unfair and deceptive business practice. Melexis is not responsible or liable for such altered documentation.
  - 3) The information furnished by Melexis in this documentation is provided 'as is'. Except as expressly warranted in any other applicable license agreement, Melexis disclaims all warranties either express, implied, statutory or otherwise including but not limited to the merchantability, fitness for a particular purpose, title and non-infringement with regard to the content of this documentation.
  - 4) Notwithstanding the fact that Melexis endeavors to take care of the concept and content of this documentation, it may include technical or factual inaccuracies or typographical errors. Melexis disclaims any responsibility in connection herewith.
  - 5) Melexis reserves the right to change the documentation, the specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information.
  - 6) Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the information in this documentation.
  - 7) The product described in this documentation is intended for use in normal commercial applications. Applications requiring operation beyond ranges specified in this documentation, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.
  - 8) Any supply of products by Melexis will be governed by the Melexis Terms of Sale, published on [www.melexis.com](http://www.melexis.com).
- © Melexis NV. All rights reserved.

---

For the latest version of this document, go to our website at:

[www.melexis.com](http://www.melexis.com)

Or for additional information contact Melexis Direct:

Europe, Asia:  
Phone: +32 1367 0495  
E-mail: [sales\\_europe@melexis.com](mailto:sales_europe@melexis.com)

Americas:  
Phone: +1 603 223 2362  
E-mail: [sales\\_usa@melexis.com](mailto:sales_usa@melexis.com)

Asia:  
Phone: +32 1367 0495  
E-mail: [sales\\_asia@melexis.com](mailto:sales_asia@melexis.com)