LinCMOS™ DUAL DIFFERENTIAL COMPARATOR


SLCS016 - SEPTEMBER 1985 - REVISED OCTOBER 1990

- Single- or Dual-Supply Operation
- Wide Range of Supply Voltages
 1.5 V to 18 V
- Very Low Supply Current Drain
 150 μA Typ at 5 V
 65 μA Typ at 1.4 V
- Built-In ESD Protection
- High Input Impedance . . . $10^{12} \Omega$ Typ
- Extremely Low Input Bias Current 5 pA Typ
- Ultrastable Low Input Offset Voltage
- Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23 μV/ Month, Including the First 30 Days
- Common-Mode Input Voltage Range Includes Ground
- Outputs Compatible With TTL, MOS, and CMOS
- Pin-Compatible With LM393


description

This device is fabricated using LinCMOSTM technology and consists of two independent voltage comparators, each designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 1.4 V to 18 V. Each device features extremely high input impedance (typically greater than $10^{12}\,\Omega$), which allows direct interface to high-impedance sources. The output are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships. The capability of the TLC352 to operate from 1.4-V supply makes this device ideal for low-voltage battery applications.

TLC352C, TLC352I . . . D OR P PACKAGE TLC352M . . . JG PACKAGE (TOP VIEW)




TLC352M . . . FK PACKAGE (TOP VIEW)



NC - No Internal connection

symbol (each comparator)



The TLC352 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

The TLC352C is characterized for operation from 0° C to 70° C. The TLC352I is characterized for operation over the industrial temperature range of -40° C to 85° C. The TLC352M is characterized for operation over the full military temperature range -55° C to 125° C.

TLC352 LinCMOS™ DUAL DIFFERENTIAL COMPARATOR


SLCS016 – SEPTEMBER 1985 – REVISED OCTOBER 1990

AVAILABLE OPTIONS

	Via may		PACKA	GE	
TA	V _{IO} max AT 25°C	SMALL-OUTLINE (D)	CHIP-CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
0°C to 70°C	5 mV	TLC352CD	_	_	TLC352CP
– 40°C to 85°C	5 mV	TLC352ID	_		TLC352IP
– 55°C to 125°C	5 mV	_	TLC352MFK	TLC352MJG	_

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC352 CDR).

equivalent schematic (each comparator)



TLC352 LinCMOS™ DUAL DIFFERENTIAL COMPARATOR

SLCS016 - SEPTEMBER 1985 - REVISED OCTOBER 1990

osolute maximum ratings over operating free-air temperature range (unless otherwise noted))†
Supply voltage, V _{DD} (see Note 1)	8 V
Differential input voltage, V _{ID} (see Note 2) ± 18	
Input voltage, V _I V _I	
Input voltage range, V ₁ – 0.3 V to 18	3 V
Output voltage, V _O	8 V
Input current, I ±5 n	
Output current, IO	mΑ
Duration of output short circuit to ground (see Note 3) unlimit	ted
Continuous total dissipation	ble
Operating free-air temperature range, T _A TLC352C0°C to 70°)°C
TLC352I – 40°C to 85°	5°C
TLC352M – 55°C to 125°	
Storage temperature range – 65°C to 150°)°C
Case temperature for 60 seconds: FK package	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package)°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values except differential voltages are with respect to the network ground.
 - 2. Differential voltages are at IN+ with respect to IN -.
 - 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	N/A
FK	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
Р	500 mW	N/A	N/A	500 mW	500 mW	N/A



Template Release Date: 7-11-94

TLC352

FIND

TLC352M Σ

TLC352I Z

TLC352C M 4.

recommended operating conditions

MAX 16

MAX 16 3.5 8.5 85

MAX 16

LinCMOS™ DUAL DIFFERENTIAL COMPARATOR

SLCS016 - SEPTEMBER 1985 - REVISED OCTOBER 1990

ပ္

55

- 40

20

3.5 8.5 125

0

0 0

8.5 3.5

0 0 0

4.

 $V_{DD} = 10 \text{ V}$ VDD = 5 V

> Common-mode input voltage, VIC Operating free-air temperature, TA

Supply voltage, VDD

	O THE PART OF THE	TEST CONDITIONS	SINCIE	+	Ţ	TLC352C		-	TLC352I		ľ	TLC352M		FINE
	FARAMETER	IESI COND	SNO!	١٨-	MIN	TYP MAX	MAX	MIN	ТУР	MAX	MIN	TYP	MAX	ONL
, ,	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		oiom -	25°C		2	2		2	2		2	5	/\~~
<u> </u>	Oly	VIC = VICK !!!!!,	+ 91016 +	Full range			6.5			7			10	>
<u> </u>				25°C		_			_			1		ЬA
<u>0</u>	input offset carrent			MAX			0.3			1			10	hA
<u>!</u>	**************************************			25°C		2			2			2		βd
<u>m</u>	input plas curlent			MAX			9.0			2			20	hA
VICR	Common-mode input voltage range			Full range	0 to 0.2			0 to 0.2			0 to 0.2			>
,				25°C		100	200		100	200		100	200	///
^OL	VOL Low-level output voltage			Full range			200			200			200	IIIV
lor	Low-level output current	$V_{ID} = -0.5 \text{ V},$	V _{OL} = 0.3 V	25°C	1	1.6		-	1.6		1	1.6		mA
	(orotorogogo out) tooring vicini	>	000	25°C		92	150		9	150		92	150	٧.,
مم <u>.</u>	Supply current (two comparators) $\int V D = 0.3$	· >	ואט וטמט וואס וטמט	Full range			200			200			200	<u>\$</u> .

hall characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC352C, -40°C to 85°C for TLC352I, -55°C to 125°C for TLC352M. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 1.25 V or below 150 mV with a 10-kΩ resistor between the output and Vpp. They can be verified by applying the limit value to the input and checking for the appropriate output state.

$\widehat{\Xi}$
8
ž
9
Φ
<u>.v</u>
≥
\subseteq
Φ
믚
5
10
ŝ
نة
Ē
≒
ے
: 5 V (unle
5
II O
\cap
VpD
>
ď
=
≠
ā
4
ă
▔
듯
ţ
pecified free-air tem
<u>.e</u>
ĭ
æ
2
4
ਨੂ
<u>•</u>
Ŧ
Ç
ğ
<u>~</u>
٠,
at
10
ö
Ξ
S
Ξ
Ð
ぢ
ă
۳
2
\overline{c}
_
rical cl
္ပ
Ξ
\overline{c}
Ō
electrica

	datamenta de la companya de la compa	TEST	ONCITIO	+	11	TLC352C		TL	TLC352I		TLC	TLC352M		1
	ranameten	IESI CON	SNOTIONS	- -	NIM	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	
۱ ,	opotlon toato trad			25°C		1	2		1	2		1	2	/ 4
0	v IO input oliset voltage		See Note 3	Full range			6.5			7			10	>
Ι,	**************************************			25°C		1			1			1		ρΑ
2	וווסמו סווספו כמוופווו			MAX			0.3			_			10	hA
Ι.	400000000000000000000000000000000000000			25°C		2			2			2		ρĄ
IIB	input bias current			MAX			9.0			2			20	hA
[6	l .			25°C	0 to VDD - 1			0 to VDD – 1			0 to VDD – 1			>
> 2 3	input voltage range			Full range	0 to VDD - 1.5			0 to VDD - 1.5			0 to VDD - 1.5			>
;	High-level output	V: 4 V	VOH = 5 V	25°C		0.1			0.1			0.1		nA
HOL	current	۸ I = ۵۱۸	VOH = 15 V	Full range			1			1			1	μA
١,	Low-level output	V: 1 V	/ w / !	25°C		150	400		150	400		150	400	/\~
^OL	voltage	VID = 1 V,	10L = 4 111A	Full range			700			200			200	>
loL	Low-level output current	V _{ID} = -1 V,	VOL = 1.5 V	25°C	9	16		9	16		9	16		mA
۱ ا	Supply current	V:= - 1 V	000	25°C		0.15	0.3		0.15	0.3		0.15	0.3	<
dd.	(two comparators)	,, VID = 1 V,	NO load	Full range			4.0			9.0			4.0	¥

hall characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC352C, -40°C to 85°C for TLC352I, -55°C to 125°C for TLC352M. IMPORTANT: See Parameter Measurement Information.

The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-kΩ resistor between the output and VDD. They can be verified by applying the limit value to the input and checking for the appropriate output state. NOTE 5:

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER	TES	TEST CONDITIONS	TLC352C, TLC352I TLC352M	TINO
			MIN TYP MAX	
Doctor time	R_L connected to 5 V through 5.1 k Ω ,	100-mV input step with 5-mV overdrive	029	Ċ
	$C_L = 15 \text{ pF}^{\ddagger}$, See Note 6	TTL-level input step	200	2

‡CL includes probe and jig capacitance.
NOTE 6: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



SLCS016 - SEPTEMBER 1985 - REVISED OCTOBER 1990

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC352 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternative for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes state.




Figure 1. Method for Verifying That Input Offset Voltage Is Within Specified Limits



SLCS016 - SEPTEMBER 1985 - REVISED OCTOBER 1990

PARAMETER INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.






Figure 2. Circuit for Input Offset Voltage Measurement

PARAMETER MEASUREMENT INFORMATION

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time, low-to-high-level output, is measured from the leading edge of the input pulse, while response time, high-to-low level output, is measured from the trailing edge of the input pulse. Response-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTE A: C_L includes probe and jig capacitance.

Figure 3. Response, Rise, and Fall Times Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated