<u>捷多邦 **Tを0545**で洋世に</u>**C545**内で**地色546**C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS

N PACKAGE

SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996


- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 20-Channel Analog Multiplexer
- Built-in Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ±0.5 LSB Max
- Timing and Control Signals Compatible
 With 8-Bit TLC540 and 10-Bit TLC1540 A/D
 Converter Families
- CMOS Technology


PARAMETER	TL545	TL546
Channel Acquisition Time	1.5 μs	2.7 μs
Conversion Time (Max)	9 μs	17 μs
Sampling Rate (Max)	76 x 10 ³	40 x 10 ³
Power Dissipation (Max)	15 mW	15 mW

description

The TLC545 **CMOS** and TLC546 are analog-to-digital converters built around an 8-bit switched capacitor successive-approximation analog-to-digital converter. They are designed for serial interface to a microprocessor or peripheral via a 3-state output with up to four control inputs including independent SYSTEM CLOCK, I/O CLOCK, chip select (\overline{CS}), and ADDRESS INPUT. A 4-MHz system clock for the TLC545 and a 2.1-MHz system clock for the TLC546 with a design that includes simultaneous read/write operation allowing high-speed data transfers and sample rates of up to 76,923 samples per second for the TLC545, and 40,000 samples per second for the TLC546.

In addition to the high-speed converter and versatile control logic, there is an on-chip 20-channel analog multiplexer that can be used to sample any one of 19 inputs or an internal self-test voltage, and a sample-and-hold that can operate automatically or under microprocessor control.





The converters incorporated in the TLC545 and TLC546 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched capacitor design allows low-error (± 0.5 LSB) conversion in 9 μ s for the TLC545, and 17 μ s for the TLC546, over the full operating temperature range.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996


AVAILABLE OPTIONS	А١	/AI	LA	BL	ΕC	PI	10	NS
-------------------	----	-----	----	----	----	----	----	----

	PACKAGE				
TA	CHIP CARRIER (FN)	PLASTIC DIP (N)			
0°C to 70°C	TLC545CFN —	TLC545CN —			
-40°C to 85°C	TLC545IFN TLC546IFN	TLC545IN TLC546IN			

description (continued)

The TLC545C and the TLC546C are characterized for operation from 0°C to 70°C. The TLC545I and the TLC546I are characterized for operation from –40°C to 85°C.

functional block diagram




SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996


typical equivalent inputs

INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE

INPUT CIRCUIT IMPEDANCE DURING HOLD MODE



operating sequence



- NOTES: A. The conversion cycle, which requires 36 system clock periods, is initiated with the eighth I/O CLOCK↓ after $\overline{\texttt{CS}}$ ↓ for the channel whose address exists in memory at that time.
 - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after \overline{CS} is brought low. The remaining seven bits (A6–A0) will be clocked out on the first seven I/O CLOCK falling edges.
 - C. To minimize errors caused by noise at the $\overline{\text{CS}}$ input, the internal circuitry waits for three system clock cycles (or less) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.



TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

absolute maximum	ratings ove	r operating free-a	ir temperature range	(unless otherwise noted)†
				(

Supply voltage, V _{CC} (see Note 1)		6.5 V
Input voltage range, V _I (any input)		
Output voltage range, VO		$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Peak input current range (any input)		±10 mA
Peak total input current (all inputs)		±30 mA
Operating free-air temperature range, T _A :		
	TLC545I, TLC546I	–40°C to 85°C
Storage temperature range, T _{stg}		–65°C to 150°C
Case temperature for 10 seconds, T _C : FN		
Lead temperature 1,6 mm (1/16 inch) from		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

recommended operating conditions

			TLC545			TLC546		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V _{CC}			4.75	5	5.5	4.75	5	5.5	V
Positive reference voltage, V _{ref+} (see Note 2)		0	Vcc	V _{CC} +0.1	0	Vcc	V _{CC} +0.1	V	
Negative reference voltaç	ge, V _{ref} (se	ee Note 3)	-0.1	0	Vcc	-0.1	0	Vcc	V
Differential reference volt	age, V _{ref+} -	- V _{ref} – (see Note 3)	0	Vcc	V _{CC} +0.2	0	Vcc	V _{CC} +0.2	V
Analog input voltage (see	Note 3)		0		Vcc	0		Vcc	V
High-level control input vo	oltage, V _{IH}		2			2			V
Low-level control input vo	ltage, V _{IL}				0.8			0.8	V
Setup time, address bits a tsu(A)	at data inpu	t before I/O CLOCK↑,	200			400			ns
Address hold time, th			0			0			ns
Setup time, $\overline{\text{CS}}$ low before clocking in first address bit, $t_{\text{SU}(\text{CS})}$ (see Note 2)		3			3			System clock cycles	
I/O CLOCK frequency, f _{Cl}	lock(I/O)		0		2.048	0		1.1	MHz
SYSTEM CLOCK frequen	ncy, f _{clock} (\$	SYS)	fclock(I/O)		4	fclock(I/O)		2.1	MHz
Pulse duration, CS high o	luring conve	ersion, t _w H(CS)	36			36			System clock cycles
Pulse duration, SYSTEM	CLOCK hig	Jh, t _w H(SYS)	110			210			ns
Pulse duration, SYSTEM	CLOCK lov	v, t _w L(SYS)	100			190			ns
Pulse duration, I/O CLOC	K high, t _{WF}	H(I/O)	200			404			ns
Pulse duration, I/O CLOC	K low, t _{WL} (I/O)	200			404			ns
	System	f _{clock} (SYS) ≤ 1048 kHz			30			30	ns
Clock transition time	System	f _{clock} (SYS) > 1048 kHz			20			20	113
(see Note 4)	1/0	f _{clock(I/O)} ≤ 525 kHz			100			100	ns
	"	f _{clock(I/O)} > 525 kHz			40			40	110
Operating free-air temper	ature. T _A	TLC545C, TLC546C	0		70	0		70	
	, 'A	TLC545I, TLC546I	-40		85	-40		85	°C

NOTES: 2. To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for three system clock cycles (or less) after a chip select falling edge or rising edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.

- 3. Analog input voltages greater than that applied to REF+ convert as all "1"s (11111111), while input voltages less than that applied to REF- convert as all "0"s (00000000). As the differential reference voltage decreases below 4.75 V, the total unadjusted error tends to increase.
- 4. This is the time required for the clock input signal to fall from V_{IH} min to V_{IL} max or to rise from V_{IL} max to V_{IH} min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 μs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

electrical characteristics over recommended operating temperature range, $V_{CC} = V_{ref+} = 4.75 \text{ V to } 5.5 \text{ V}, f_{clock(I/O)} = 2.048 \text{ MHz for TLC545 or } f_{clock(I/O)} = 1.1 \text{ MHz for TLC546}$ (unless otherwise noted)

	PARAMETER	TEST CO	MIN	TYP [†]	MAX	UNIT		
Vон	High-level output voltage (DATA C	OUT)	$V_{CC} = 4.75 \text{ V},$	ΙΟΗ = -360 μΑ	2.4			V
VOL	Low-level output voltage		$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 3.2 \text{ mA}$			0.4	V
lo-	Off state (high impedance state) of	unut ourront	$V_O = V_{CC}$	CS at V _{CC}			10	^
loz	Off-state (high-impedance state) of	$V_{O} = 0,$	CS at V _{CC}			-10	μΑ	
lн	High-level input current	VI = VCC			0.005	2.5	μΑ	
I _I L	Low-level input current	V _I = 0			-0.005	-2.5	μΑ	
Icc	Operating supply current		CS at 0 V			1.2	2.5	mA
	Selected channel leakage current		Selected channel Unselected channel	00.		0.4	1	4
			Selected channel Unselected chann	· · · · · · · · · · · · · · · · · · ·		-0.4	-1	μА
I _{CC} + I _{ref}	Supply and reference current		$V_{ref+} = V_{CC}$	CS at 0 V		1.3	3	mA
C.	Innut conscitores	Analog inputs				7	55	~F
Ci	Input capacitance	Control inputs				5	15	pF

[†] All typical values are at $T_A = 25$ °C.

SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.75 \text{ V}$ to 5.5 V, $f_{clock(I/O)} = 2.048 \text{ MHz}$ for TLC545 or 1.1 MHz for TLC546, $f_{clock(SYS)} = 4 \text{ MHz}$ for TLC545 or 2.1 MHz for TLC546

	PARAMETER TEST CONDITIONS			TLC545		TLC546		UNIT
	PARAMETER	1EST CONDITIONS	MIN	TYP MAX	MIN	TYP	MAX	UNII
EL	Linearity error	See Note 5		±0.5			±0.5	LSB
EZS	Zero-scale error	See Note 6		±0.5			±0.5	LSB
E _{FS}	Full-scale error	See Note 6		±0.5			±0.5	LSB
	Total unadjusted error	See Note 7		±0.5			±0.5	LSB
	Self-test output code	INPUT A19 address = 10011 (see Note 8)	01111101 (125)	10000011 (131)	01111101 (125)	100	00011 (131)	
t _{conv}	Conversion time	See Operating Sequence		9			17	μs
	Total access and conversion time	See Operating Sequence		13			25	μs
tacq	Channel acquisition time (sample cycle)	See Operating Sequence		3			3	I/O clock cycles
t _V	Time output data remains valid after I/O CLOCK↓		10		10			ns
t _d	Delay time, I/O CLOCK to DATA OUT valid			300			400	ns
t _{en}	Output enable time	See Parameter		150			150	ns
^t dis	Output disable time	Measurement Information		150			150	ns
tr(bus)	Data bus rise time	1		300			300	ns
t _f (bus)	Data bus fall time			300			300	ns


NOTES: 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

7. Total unadjusted error is the sum of linearity, zero-scale, and full-scale errors.


^{6.} Zero-scale error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

^{8.} Both the input address and the output codes are expressed in positive logic. The INPUT A19 analog input signal is internally generated and is used for test purposes.

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS FOR ENABLE AND DISABLE TIMES



VOLTAGE WAVEFORMS FOR DELAY TIME

NOTES: A. $C_L = 50 \text{ pF}$ for TLC545 and 100 pF for TLC546

- B. ten = tpzH or tpzL, tdis = tpHz or tpLz
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

PARAMETER MEASUREMENT INFORMATION

simplified analog input analysis

Using the equivalent circuit in Figure 1, the time required to charge the analog input capacitance from 0 to V_S within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{C} = V_{S} \left(1 - e^{-t} c^{/R_{t}C_{i}} \right)$$
 (1)

where

$$R_t = R_s + r_i$$

The final voltage to 1/2 LSB is given by

$$V_C (1/2 LSB) = V_S - (V_S/512)$$
 (2)

Equating equation 1 to equation 2 and solving for time t_c gives

$$V_S - (V_S/512) = V_S \left(1 - e^{-t} c/R_t C_i\right)$$
 (3)

and


$$t_{c} (1/2 LSB) = R_{t} \times C_{i} \times ln(512)$$

$$\tag{4}$$

Therefore, with the values given the time for the analog input signal to settle is

$$t_{\rm C} (1/2 \text{ LSB}) = (R_{\rm S} + 1 \text{ k}\Omega) \times 60 \text{ pF} \times \ln(512)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



V_I = Input Voltage at INPUT A0-A18

VS = External Driving Source Voltage

 R_S = Source Resistance

ri = Input Resistance

C_i = Input Capacitance

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- R_S must be real at the input frequency.

Figure 1. Equivalent Input Circuit Including the Driving Source



[†] Driving source requirements:

SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

PRINCIPLES OF OPERATION

The TLC545 and TLC546 are both complete data acquisition systems on single chips. Each includes such functions as system clock, sample and hold, 8-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs; $\overline{\text{CS}}$, ADDRESS INPUT, I/O CLOCK, and SYSTEM CLOCK. These control inputs and a TTL-compatible 3-state output facilitate serial communications with a microprocessor or microcomputer. The TLC545 and TLC546 can complete conversions in a maximum of 9 and 17 μ s respectively, while complete input-conversion-output cycles can be repeated at a maximum of 13 and 25 μ s, respectively.

The system clock and I/O clock are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the SYSTEM CLOCK input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O CLOCK. SYSTEM CLOCK will drive the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When $\overline{\text{CS}}$ is high, DATA OUT is in a high-impedance condition, and ADDRESS INPUT and I/O CLOCK are disabled. This feature allows each of these terminals, with the exception of $\overline{\text{CS}}$, to share a control logic point with their counterpart terminals on additional A/D devices when additional TLC545/TLC546 devices are used. Thus, the above feature serves to minimize the required control logic terminals when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- 1. $\overline{\text{CS}}$ is brought low. To minimize errors caused by noise at $\overline{\text{CS}}$, the internal circuitry waits for two rising edges and then a falling edge of the SYSTEM CLOCK after a $\overline{\text{CS}}$ transition before the transition is recognized. The MSB of the previous conversion result automatically appears on DATA OUT.
- 2. A new positive-logic multiplexer address is shifted in on the first five rising edges of I/O CLOCK. The MSB of the address is shifted in first. The negative edges of these five I/O clocks shift out the second, third, fourth, fifth, and sixth most significant bits of the previous conversion result. The on-chip sample and hold begins sampling the newly addressed analog input after the fifth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Two clock cycles are then applied to I/O CLOCK and the seventh and eighth conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final eighth clock cycle is applied to I/O CLOCK. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 36 system clock cycles. After this final I/O clock cycle, CS must go high or the I/O CLOCK must remain low for at least 36 system clock cycles to allow for the conversion function.

 $\overline{\text{CS}}$ can be kept low during periods of multiple conversion. When keeping $\overline{\text{CS}}$ low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O CLOCK line. If glitches occur on the I/O CLOCK line, the I/O sequence between the microprocessor/controller and the device loses synchronization. Also, if $\overline{\text{CS}}$ is taken high, it must remain high until the end of conversion. Otherwise, a valid falling edge of $\overline{\text{CS}}$ causes a reset condition, which aborts the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 system clock cycles occur. Such action yields the conversion result of the previous conversion and not the ongoing conversion.



SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

PRINCIPLES OF OPERATION

It is possible to connect SYSTEM CLOCK and I/O CLOCK together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- 1. The first two clocks are required for this device to recognize \overline{CS} is at a valid low level when the common clock signal is used as an I/O CLOCK. When \overline{CS} is recognized by the device to be at a high level, the common clock signal is used for the conversion clock also.
- 2. A low $\overline{\text{CS}}$ must be recognized before the I/O CLOCK can shift in an analog channel address. The device recognizes a $\overline{\text{CS}}$ transition when the SYSTEM CLOCK terminal receives two positive edges and then a negative edge. For this reason, after a $\overline{\text{CS}}$ negative edge, the first two clock cycles do not shift in the address. Also, upon shifting in the address, $\overline{\text{CS}}$ must be raised after the eighth valid (10 total) I/O CLOCK. Otherwise, additional common clock cycles are recognized as I/O CLOCKS and shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device accommodates these applications. Although the on-chip sample and hold begins sampling upon the negative edge of the fourth valid I/O clock cycle, the hold function is not initiated until the negative edge of the eighth valid I/O clock cycle. Thus, the control circuitry can leave the I/O clock signal in its high state during the eighth valid I/O clock cycle, until the moment at which the analog signal must be converted. The TLC545/546 continues sampling the analog input until the eighth valid falling edge of the I/O clock. The control circuitry or software must then immediately lower the I/O clock signal to initiate the hold function at the desired point in time and to start conversion.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated