查询TLC548IP供应商

捷多邦 TE0548C样TLC548小时也6549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL

D OR P PACKAGE

(TOP VIEW)

7

5 CS

REF+

REF- 3

4

GND

ANALOG IN

SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996

Vcc 8

1/O CLOCK

6 DATA OUT


- Microprocessor Peripheral or Standalone Operation
- 8-Bit Resolution A/D Converter
- **Differential Reference Input Voltages**
- Conversion Time . . . 17 µs Max
- **Total Access and Conversion Cycles Per** Second
 - TLC548 . . . up to 45 500 - TLC549 . . . up to 40 000
- On-Chip Software-Controllable Sample-and-Hold Function
- Total Unadjusted Error . . . ±0.5 LSB Max .
- 4-MHz Typical Internal System Clock .
- Wide Supply Range ... 3 V to 6 V •
- Low Power Consumption . . . 15 mW Max
- Ideal for Cost-Effective, High-Performance **Applications including Battery-Operated Portable Instrumentation**
- Pinout and Control Signals Compatible With the TLC540 and TLC545 8-Bit A/D Converters and with the TLC1540 10-Bit A/D Converter
- **CMOS** Technology

description

The TLC548 and TLC549 are CMOS analog-to-digital converter (ADC) integrated circuits built around an 8-bit switched-capacitor successive-approximation ADC. These devices are designed for serial interface with a microprocessor or peripheral through a 3-state data output and an analog input. The TLC548 and TLC549 use only the input/output clock (I/O CLOCK) input along with the chip select (CS) input for data control. The maximum I/O CLOCK input frequency of the TLC548 is 2.048 MHz, and the I/O CLOCK input frequency of the TLC549 is specified up to 1.1 MHz.

	PACKAGE						
TA	SMALL OUTLINE (D)	PLASTIC DIP (P)					
0°C to 70°C	TLC548CD TL <mark>C549CD</mark>	TLC548CP TLC549CP					
-40°C to 85°C	TLC548ID TLC549ID	TLC548IP TLC549IP					
WW.DZSC.CO	14						

AVAILARI E ODTIONS







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996


description (continued)

Operation of the TLC548 and the TLC549 is very similar to that of the more complex TLC540 and TLC541 devices; however, the TLC548 and TLC549 provide an on-chip system clock that operates typically at 4 MHz and requires no external components. The on-chip system clock allows internal device operation to proceed independently of serial input/output data timing and permits manipulation of the TLC548 and TLC549 as desired for a wide range of software and hardware requirements. The I/O CLOCK together with the internal system clock allow high-speed data transfer and conversion rates of 45 500 conversions per second for the TLC548, and 40 000 conversions per second for the TLC549.


Additional TLC548 and TLC549 features include versatile control logic, an on-chip sample-and-hold circuit that can operate automatically or under microprocessor control, and a high-speed converter with differential high-impedance reference voltage inputs that ease ratiometric conversion, scaling, and circuit isolation from logic and supply noises. Design of the totally switched-capacitor successive-approximation converter circuit allows conversion with a maximum total error of ± 0.5 least significant bit (LSB) in less than 17 μ s.

The TLC548C and TLC549C are characterized for operation from 0°C to 70°C. The TLC548I and TLC549I are characterized for operation from -40°C to 85°C.

functional block diagram




typical equivalent inputs





SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996



- NOTES: A. The conversion cycle, which requires 36 internal system clock periods (17 µs maximum), is initiated with the eighth I/O clock pulse trailing edge after CS goes low for the channel whose address exists in memory at the time.
 - B. The most significant bit (A7) is automatically placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6–A0) are clocked out on the first seven I/O clock falling edges. B7–B0 follows in the same manner.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage range at any input	-0.3 V to V _{CC} + 0.3 V
Output voltage range	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Peak input current range (any input)	±10 mA
Peak total input current range (all inputs)	±30 mA
Operating free-air temperature range, T _A (see Note 2):	TLC548C, TLC549C 0°C to 70°C
	TLC548I, TLC549I –40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 s	econds 260°C

- NOTES: 1. All voltage values are with respect to the network ground terminal with the REF– and GND terminals connected together, unless otherwise noted.
 - 2. The D package is not recommended below -40° C.



SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996

recommended operating conditions

		TLC548			TLC549			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	3	5	6	3	5	6	V	
Positive reference voltage, V _{ref+} (see Note 3)	2.5	VCC	V _{CC} +0.1	2.5	VCC	V _{CC} +0.1	V	
Negative reference voltage, V _{ref-} (see Note 3)	-0.1	0	2.5	-0.1	0	2.5	V	
Differential reference voltage, V _{ref+} , V _{ref-} (see Note 3)	1	VCC	V _{CC} +0.2	1	VCC	V _{CC} +0.2	V	
Analog input voltage (see Note 3)	0		VCC	0		VCC	V	
High-level control input voltage, V_{IH} (for V_{CC} = 4.75 V to 5.5 V)	2			2			V	
Low-level control input voltage, V _{IL} (for V_{CC} = 4.75 V to 5.5 V)			0.8			0.8	V	
Input/output clock frequency, $f_{clock(I/O)}$ (for V _{CC} = 4.75 V to 5.5 V)	0		2.048	0		1.1	MHz	
Input/output clock high, $t_{WH(I/O)}$ (for $V_{CC} = 4.75$ V to 5.5 V)	200			404			ns	
Input/output clock low, $t_{WL(I/O)}$ (for $V_{CC} = 4.75$ V to 5.5 V)	200			404			ns	
Input/output clock transition time, $t_{t(I/O)}$ (for V _{CC} = 4.75 V to 5.5 V) (see Note 4 and Operating Sequence)			100			100	ns	
Duration of \overline{CS} input high state during conversion, $t_{WH(CS)}$ (for $V_{CC} = 4.75$ V to 5.5 V) (see Operating Sequence)	17			17			μs	
Setup time, \overline{CS} low before first I/O CLOCK, $t_{su(CS)}$ (for V _{CC} = 4.75 V to 5.5 V) (see Note 5)	1.4			1.4			μs	
TLC548C, TLC549C	0		70	0		70	°C	
TLC548I, TLC549I	-40		85	-40		85	°C	

NOTES: 3. Analog input voltages greater than that applied to REF+ convert to all ones (1111111), while input voltages less than that applied to REF– convert to all zeros (0000000). For proper operation, the positive reference voltage V_{ref+}, must be at least 1 V greater than the negative reference voltage, V_{ref+}. In addition, unadjusted errors may increase as the differential reference voltage, V_{ref+} – V_{ref-}, falls below 4.75 V.

4. This is the time required for the I/O CLOCK input signal to fall from V_{IH} min to V_{IL} max or to rise from V_{IL} max to V_{IH} min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 μs for remote data acquisition applications in which the sensor and the A<u>DC</u> are placed several feet away from the controlling microprocessor.

To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and one falling edge of internal system clock after CS↓ before responding to control input signals. This CS setup time is given by the t_{en} and t_{su(CS)} specifications.



SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.75$ V to 5.5 V, $f_{clock(I/O)} = 2.048$ MHz for TLC548 or 1.1 MHz for TLC549 (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP†	MAX	UNIT		
VOH	High-level output voltage	V _{CC} = 4.75 V,	I _{OH} = -360 μA	2.4			V		
VOL	Low-level output voltage	V _{CC} = 4.75 V,	I _{OL} = 3.2 mA			0.4	V		
IOZ High-impedance off-state output current		unt.	$V_{O} = V_{CC},$	CS at V _{CC}			10	A	
		erit	$V_{O} = 0,$	CS at V _{CC}			-10	μA	
ΙΗ	High-level input current, control inputs	$A^{I} = A^{CC}$			0.005	2.5	μA		
۱ _{IL}	Low-level input current, control inputs		VI = 0			-0.005	-2.5	μA	
he s	Il(on) Analog channel on-state input current during sa cycle		during sample Analog input at VCC			0.4	1		
II(on)			Analog input at		-0.4	-1	μA		
ICC	Operating supply current		CS at 0 V			1.8	2.5	mA	
ICC + Iref	Supply and reference current		$V_{ref+} = V_{CC}$			1.9	3	mA	
Ci	Analog inputs					7	55	nE	
	Input capacitance	Control inputs				5	15	pF	

operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.75$ V to 5.5 V, $f_{clock(I/O)} = 2.048$ MHz for TLC548 or 1.1 MHz for TLC549 (unless otherwise noted)

DADAMETED		TEST CONDITIONS	TLC548			TLC549			LINUT
	PARAMETER	TEST CONDITIONS		ΜΙΝ ΤΥΡ [†] ΜΑΧ		MIN TYP [†] MAX		UNIT	
EL	Linearity error	See Note 6			±0.5			±0.5	LSB
EZS	Zero-scale error	See Note 7			±0.5			±0.5	LSB
E _{FS}	Full-scale error	See Note 7			±0.5			±0.5	LSB
	Total unadjusted error	See Note 8			±0.5			±0.5	LSB
t _{conv}	Conversion time	See Operating Sequence		8	17		12	17	μs
	Total access and conversion time	See Operating Sequence		12	22		19	25	μs
^t a	Channel acquisition time (sample cycle)	See Operating Sequence			4			4	I/O clock cycles
t _V	Time output data remains valid after I/O CLOCK \downarrow		10			10			ns
t _d	Delay time to data output valid	I/O CLOCK↓			200			400	ns
t _{en}	Output enable time				1.4			1.4	μs
^t dis	Output disable time				150			150	ns
^t r(bus)	Data bus rise time	See Figure 1			300			300	ns
^t f(bus)	Data bus fall time	1			300			300	ns

[†] All typicals are at V_{CC} = 5 V, T_A = 25°C.


NOTES: 6. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.

7. Zero-scale error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

8. Total unadjusted error is the sum of linearity, zero-scale, and full-scale errors.



SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996



NOTES: A. $C_L = 50 \text{ pF}$ for TLC548 and 100 pF for TLC549; C_L includes jig capacitance.

- B. $t_{en} = t_{PZH}$ or t_{PZL} , $t_{dis} = t_{PHZ}$ or t_{PLZ} .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 1. Load Circuits and Voltage Waveforms



SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996

APPLICATIONS INFORMATION

simplified analog input analysis

Using the equivalent circuit in Figure 2, the time required to charge the analog input capacitance from 0 to V_S within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{\rm C} = V_{\rm S} \left(1 - e^{-t_{\rm C}/R_{\rm t}C_{\rm i}} \right) \tag{1}$$

where

 $R_t = R_s + r_i$

The final voltage to 1/2 LSB is given by

$$V_{\rm C} (1/2 \text{ LSB}) = V_{\rm S} - (V_{\rm S}/512)$$
 (2)

Equating equation 1 to equation 2 and solving for time t_c gives

$$V_{\rm S} - (V_{\rm S}/512) = V_{\rm S} \left(1 - e^{-t_{\rm C}/R_{\rm t}C_{\rm i}} \right)$$
 (3)


and

$$t_{c} (1/2 \text{ LSB}) = R_{t} \times C_{i} \times \ln(512)$$
(4)

Therefore, with the values given the time for the analog input signal to settle is

$$t_{c}$$
 (1/2 LSB) = (R_s + 1 kΩ) × 60 pF × ln(512) (5)

This time must be less than the converter sample time shown in the timing diagrams.



[†] Driving source requirements:

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- R_S must be real at the input frequency.

Figure 2. Equivalent Input Circuit Including the Driving Source



SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996

PRINCIPLES OF OPERATION

The TLC548 and TLC549 are each complete data acquisition systems on a single chip. Each contains an internal system clock, sample-and-hold function, 8-bit A/D converter, data register, and control logic circuitry. For flexibility and access speed, there are two control inputs: I/O CLOCK and chip select (\overline{CS}). These control inputs and a TTL-compatible 3-state output facilitate serial communications with a microprocessor or minicomputer. A conversion can be completed in 17 µs or less, while complete input-conversion-output cycles can be repeated in 22 µs for the TLC548 and in 25 µs for the TLC549.

The internal system clock and I/O CLOCK are used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Due to this independence and the internal generation of the system clock, the control hardware and software need only be concerned with reading the previous conversion result and starting the conversion by using the I/O clock. In this manner, the internal system clock drives the "conversion crunching" circuitry so that the control hardware and software and software need not be concerned with this task.

When \overline{CS} is high, DATA OUT is in a high-impedance condition and I/O CLOCK is disabled. This \overline{CS} control function allows I/O CLOCK to share the same control logic point with its counterpart terminal when additional TLC548 and TLC549 devices are used. This also serves to minimize the required control logic terminals when using multiple TLC548 and TLC549 devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- 1. CS is brought low. To minimize errors caused by noise at CS, the internal circuitry waits for two rising edges and then a falling edge of the internal system clock after a CS↓ before the transition is recognized. However, upon a CS rising edge, DATA OUT goes to a high-impedance state within the specified t_{dis} even though the rest of the integrated circuitry does not recognize the transition until the specified t_{su(CS)} has elapsed. This technique protects the device against noise when used in a noisy environment. The most significant bit (MSB) of the previous conversion result initially appears on DATA OUT when CS goes low.
- 2. The falling edges of the first four I/O CLOCK cycles shift out the second, third, fourth, and fifth most significant bits of the previous conversion result. The on-chip sample-and-hold function begins sampling the analog input after the fourth high-to-low transition of I/O CLOCK. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Three more I/O CLOCK cycles are then applied to the I/O CLOCK terminal and the sixth, seventh, and eighth conversion bits are shifted out on the falling edges of these clock cycles.
- 4. The final (the eighth) clock cycle is applied to I/O CLOCK. The on-chip sample-and-hold function begins the hold operation upon the high-to-low transition of this clock cycle. The hold function continues for the next four internal system clock cycles, after which the holding function terminates and the conversion is performed during the next 32 system clock cycles, giving a total of 36 cycles. After the eighth I/O CLOCK cycle, CS must go high or the I/O clock must remain low for at least 36 internal system clock cycles to allow for the completion of the hold and conversion functions. CS can be kept low during periods of multiple conversion. When keeping CS low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O CLOCK line. If glitches occur on I/O CLOCK, the I/O sequence between the microprocessor/controller and the device loses synchronization. When CS is taken high, it must remain high until the end of conversion. Otherwise, a valid high-to-low transition of CS causes a reset condition, which aborts the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 internal system clock cycles occur. Such action yields the conversion result of the previous conversion and not the ongoing conversion.



SLAS067C - NOVEMBER 1983 - REVISED SEPTEMBER 1996

PRINCIPLES OF OPERATION

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device accommodates these applications. Although the on-chip sample-and-hold function begins sampling upon the high-to-low transition of the fourth I/O CLOCK cycle, the hold function does not begin until the high-to-low transition of the eighth I/O CLOCK cycle, which should occur at the moment when the analog signal must be converted. The TLC548 and TLC549 continue sampling the analog input until the high-to-low transition of the eighth I/O CLOCK pulse. The control circuitry or software then immediately lowers I/O CLOCK and starts the holding function to hold the analog signal at the desired point in time and starts the conversion.





PACKAGE OPTION ADDENDUM

22-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLC548CD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC548CDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC548CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC548ID	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC548IDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC548IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC549CD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC549CDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC549CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC549ID	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC549IDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC549IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC549IPS	ACTIVE	SO	PS	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
TLC549IPSR	ACTIVE	SO	PS	8	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TLC549MP	OBSOLETE	PDIP	Р	8		None	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

OBSOLETE: It has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited



PACKAGE OPTION ADDENDUM

22-Feb-2005

information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated