#### 查询TLC551CP供应商

# 捷多邦,专业PCB打样工厂,24小时**和纪55**1, TLC551Y LinCMOS™ TIMERS

SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

- Very Low Power Consumption 1 mW Typ at V<sub>DD</sub> = 5 V
- Capable of Operation in Astable Mode
- CMOS Output Capable of Swinging Rail to Rail
- High Output-Current Capability Sink 100 mA Typ Source 10 mA Typ
- Output Fully Compatible With CMOS, TTL, and MOS
- Low Supply Current Reduces Spikes During Output Transitions
- Single-Supply Operation From 1 V to 15 V
- Functionally Interchangeable With the NE555; Has Same Pinout
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015.2

#### description

The TLC551 is a monolithic timing circuit fabricated using the TI LinCMOS™process. The

timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Compared to the NE555 timer, this device uses smaller timing capacitors because of its high input impedance. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage.

Like the NE555, the TLC551 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between DISCH and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering.

While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC551 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE555.

The TLC551C is characterized for operation from 0°C to 70°C.




This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either supply voltage or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.


LinCMOS is a trademark of Texas Instruments Incorporated.

RODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include esting of all parameters.





functional block diagram



RESET can override TRIG, which can override THRES.

#### SLFS044A – FEBRUARY 1984 – REVISED MAY 1997

	AVAILABLE OPTIONS									
PACKAGED DEVICES										
	TA	V <sub>DD</sub> RANGE	SMALL OUTLINE (D)	SSOP (DB)	PLASTIC DIP (P)	TSSOP (PW)	CHIP FORM (Y)			
	0°C to 70°C	1 V to 16 V	TLC551CD	TLC551CDBLE	TLC551CP	TLC551CPWLE	TLC551Y			

The D package is available taped and reeled. Add the suffix R (e.g., TLC551CDR). The DB and PW packages are only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC551CDBLE). Chips are tested at 25°C.


FUNCTION TABLE

RESET VOLTAGE†	TRIGGER VOLTAGE†	THRESHOLD VOLTAGE <sup>†</sup>	OUTPUT	DISCHARGE SWITCH				
<min< td=""><td>Irrelevant</td><td>Irrelevant</td><td>Low</td><td>On</td></min<>	Irrelevant	Irrelevant	Low	On				
>MAX	<min< td=""><td>Irrelevant</td><td>High</td><td>Off</td></min<>	Irrelevant	High	Off				
>MAX	>MAX	>MAX	Low	On				
>MAX	>MAX	<min< td=""><td>As previousl</td><td>y established</td></min<>	As previousl	y established				

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.


#### **TLC551Y** chip information

This chip, when properly assembled, displays characteristics similar to the TLC551. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997



TEXAS

SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	18 V
Input voltage range, VI (any input)	–0.3 to V <sub>DD</sub>
Sink current, discharge or output	150 mĀ
Source current, output, I <sub>O</sub>	15 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network GND.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
DB	525 mW	4.2 mW/°C	336 mW
Р	1000 mW	8.0 mW/°C	640 mW
PW	525 mW	4.2 mW/°C	336 mW

#### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1	15	V
Operating free-air temperature range, T <sub>A</sub>	0	70	°C



SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
VIT	Threshold voltage		25°C	0.475	0.67	0.85	V
VII	Theshold voltage		Full range	0.45		0.875	v
IIT	Threshold current		25°C		10		pА
'11			70°C		75		- Р/
VI(TRIG)	Trigger voltage		25°C	0.15	0.33	0.425	v
I(IRIG)			Full range	0.1		0.45	
l(TRIG)	Trigger current		25°C		10		pА
I(TRIG)			70°C		75		P/ \
VI(RESET)	Reset voltage		25°C	0.4	0.7	1	v
VI(RESET)	Neser voltage		Full range	0.3		1	v
	Reset current		25°C		10		pА
l(RESET)	Reset current		70°C		75		рА
	Control voltage (open circuit) as a percentage of supply voltage		70°C		66.7%		
	Discharge quitch on store veltage	1	25°C		0.02	0.15	v
	Discharge switch on-stage voltage	I <sub>OL</sub> = 100 μA	Full range			0.2	V
	Discharge switch off-stage voltage		25°C		0.1		nA
	Discharge switch on-stage voltage		70°C		0.5		IIA
Vou	High-level output voltage	I <sub>OH</sub> = -10 μA	25°C	0.6	0.98		V
VOH	nigh-level output voltage	$OH = -10 \mu A$	Full range	0.6			v
Voi	Low-level output voltage	l <sub>OI</sub> = 100 μA	25°C		0.03	0.2	V
VOL		$OL = 100 \mu A$	Full range			0.25	
	Supply surrent	See Note 2	25°C		15	100	
IDD	Supply current	See Note 2	Full range			150	μA

#### electrical characteristics at specified free-air temperature, $V_{DD}$ = 1 V

<sup>†</sup> Full range is 0°C to 70°C.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.



SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

### electrical characteristics at specified free-air temperature, $V_{DD}$ = 2 V

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT	
\/	Threehold voltage		25°C	0.95	1.33	1.65	V	
VIT	Threshold voltage		Full range	0.85		1.75	v	
l.—			25°C		10		~ ^	
ΙΤ	Threshold current		70°C		75		pА	
Vicence	Trigger veltage		25°C	0.4	0.67	0.95	v	
VI(TRIG)	Trigger voltage		Full range	0.3		1.05	V	
	Trigger ourrept		25°C		10		n A	
l(TRIG)	Trigger current		70°C		75		pА	
	Reset voltage		25°C	0.4	1.1	1.5	V	
VI(RESET)	Reset voltage		Full range	0.3		1.8	v	
I(RESET)	Popot ourropt		25°C		10		<b>n</b> A	
	Reset current		70°C		75		pА	
	Control voltage (open circuit) as a percentage of supply voltage		70°C		66.7%			
		1 1	25°C		0.03	0.2	v	
	Discharge switch on-stage voltage	I <sub>OL</sub> = 1 mA	Full range			0.25	v	
	Discharge switch off-stage voltage		25°C		0.1		nA	
	Discharge switch on-stage voltage		70°C		0.5		ΠA	
Vau	High-level output voltage	lou - 200 uA	25°C	1.5	1.9		V	
VOH	nigh-level output voltage	I <sub>OH</sub> = -300 μA	Full range	1.5			v	
	Low-level output voltage	101 - 1 mA	25°C		0.07	0.3	V	
VOL		I <sub>OL</sub> = 1 mA	Full range			0.35	V	
	Supply ourrent	See Note 2	25°C		65	250		
IDD	Supply current	See Note 2	Full range			400	μA	

<sup>†</sup> Full range is 0°C to 70°C.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.



SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT	
VIT	Threshold voltage		25°C	2.8	3.3	3.8	V	
vII	Theshold voltage		Full range	2.7		3.9	V	
	Threshold current		25°C		10		pА	
ΊТ			70°C		75		рА	
Vurnica	Trigger voltage		25°C	1.36	1.66	1.96	V	
VI(TRIG)	nigger voltage		Full range	1.26		2.06	v	
	Trigger current		25°C		10		pА	
l(TRIG)	ngger current		70°C		75		рл	
VI(RESET)	Reset voltage		25°C	0.4	1.1	1.5	V	
VI(RESET)	Keset voltage		Full range	0.3		1.8	v	
LUDEOET)	Reset current		25°C		10		pА	
I(RESET)	Keset current		70°C		75		рл	
	Control voltage (open circuit) as a percentage of supply voltage		70°C		66.7%			
	Discharge switch on-stage voltage	I <sub>OI</sub> = 10 mA	25°C		0.14	0.5	5 V	
	Discharge switch on-stage voltage	IOL = 10 IIIX	Full range			0.6	V	
	Discharge switch off-stage voltage		25°C		0.1		nA	
	Discharge switch on-stage voltage		70°C		0.5		ΠA	
∨он	High-level output voltage	I <sub>OH</sub> = -1 mA	25°C	4.1	4.8		V	
vОн	ngn-level output voltage	IOH = = I IIIA	Full range	4.1			v	
		I <sub>OL</sub> = 8 mA	25°C		0.21	0.4		
		IOL = 0 IIIX	Full range			0.5		
Vol	Low-level output voltage	$I_{OL} = 5 \text{ mA}$	25°C		0.13	0.3	V	
VOL			Full range			0.4	v	
		I <sub>OL</sub> = 3.2 mA	25°C		0.08	0.3		
		IOL = 3.2 IIIA	Full range			0.35		
100	Supply current	See Note 2	25°C		170	350	μA	
IDD	Supply current	See NULE 2	Full range			500	μΑ	

#### electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V

<sup>†</sup> Full range is 0°C to 70°C.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.



SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

### electrical characteristics at specified free-air temperature, $V_{DD}$ = 15 V

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
\ <i>(.</i>	Thread and welfame		25°C	9.45		10.55	V
VIT	Threshold voltage		Full range	9.35		10.65	V
I.—	Threshold current		25°C		10		-
ΊT	Threshold current		70°C		75		рА
	Trigger voltage		25°C	4.65	5	5.35	V
VI(TRIG)	mgger voltage		Full range	4.55		5.45	v
	Trigger current		25°C		10		pА
I(TRIG)	nigger current		70°C		75		PΑ
Vubrort	Reset voltage		25°C	0.4	1.1	1.5	V
VI(RESET)	Keset voltage		Full range	0.3		1.8	v
LUDEOFT)	Reset current		25°C		10		pА
I(RESET)	Reset current		70°C		75		PΑ
	Control voltage (open circuit) as a percentage of supply voltage		70°C		66.7%		
	Discharge quitch on store voltage	I <sub>OL</sub> = 100 mA	25°C		0.77	1.7	V
	Discharge switch on-stage voltage		Full range			1.8	V
	Discharge switch off-stage voltage		25°C		0.1		nA
	Discharge switch on-stage voltage		70°C		0.5		IIA
		I <sub>OH</sub> = -10 mA	25°C	12.5	14.2		
		IOH = - 10 IIIA	Full range	12.5			
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	25°C	13.5	14.6		v
VОН	ngn-level output voltage	10H = -3 111A	Full range	13.5			v
		I <sub>OH</sub> = -1 mA	25°C	14.2	14.9		
		IOH = = T IIIA	Full range	14.2			
		I <sub>OL</sub> = 100 mA	25°C		1.28	3.2	
			Full range			3.6	
VOL	Low-level output voltage	I <sub>OL</sub> = 50 mA	25°C		0.63	1	v
" OL	Low level output voltage		Full range			1.3	
		I <sub>OL</sub> = 10 mA	25°C		0.12	0.3	
			Full range			0.4	
DD	Supply current	See Note 2	25°C		360	600	μA
עטי	Supply current	See Note 2	Full range			800	μΛ

<sup>†</sup>Full range is 0°C to 70°C.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

### operating characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Initial error of timing interval <sup>‡</sup>	$V_{DD} = 5 V \text{ to } 15 V,$	$R_A = R_B = 1 \ k\Omega$ to 100 $k\Omega$ ,		1%	3%	
	Supply voltage sensitivity of timing interval	C <sub>T</sub> = 0.1 μF,			0.1	0.5	%/V
tr	Rise time, output pulse	D: 10 MO	C. 10 pF		20	75	
t <sub>f</sub>	Fall time, output pulse	R <sub>L</sub> = 10 MΩ,	C <sub>L</sub> = 10 pF		15	60	ns
f <sub>max</sub>	Maximum frequency in astable mode	R <sub>A</sub> = 470 Ω, C <sub>T</sub> = 200 pF	$R_B = 200 \Omega$ , See Note 3	1.2	1.8		MHz

<sup>‡</sup> Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

NOTE 3:  $R_A$ ,  $R_B$ , and  $C_T$  are as defined in Figure 3.




SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT	Threshold voltage		2.8	3.3	3.8	V
IIT	Threshold current			10		pА
VI(TRIG)	Trigger voltage		1.36	1.66	1.96	V
li(trig)	Trigger current			10		pА
VI(RESET)	Reset voltage		0.4	1.1	1.5	V
I(RESET)	Reset current			10		pА
	Control voltage (open circuit) as a percentage of supply voltage			66.7%		
	Discharge switch on-state voltage	I <sub>OL</sub> = 10 mA		0.14	0.5	V
	Discharge switch off-state current			0.1		nA
Vон	High-level output voltage	I <sub>OH</sub> = – 1 mA	4.1	4.8		V
		IOT = 8 wy		0.21	0.4	
VOL	Low-level output voltage	IOL = 5 mA		0.13	0.3	V
		I <sub>OL</sub> = 3.2 mA		0.08	0.3	
IDD	Supply current	See Note 2		170	350	μA

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

#### **TYPICAL CHARACTERISTICS**



#### PROPAGATION DELAY TIMES (TO DISCHARGE OUTPUT FROM TRIGGER AND THRESHOLD SHORTED TOGETHER) vs



<sup>‡</sup>The effects of the load resistance on these values must be taken into account separately.

Figure 1

Figure 2



SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997




Figure 3. Astable Operation

Connecting TRIG to THRES, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor  $C_T$  charges through  $R_A$  and  $R_B$  to the threshold voltage level (approximately 0.67  $V_{DD}$ ) and then discharges through  $R_B$  only to the value of the trigger voltage level (approximately 0.33  $V_{DD}$ ). The output is high during the charging cycle ( $t_{c(H)}$ ) and low during the discharge cycle ( $t_{c(L)}$ ). The duty cycle is controlled by the values of  $R_A$ , and  $R_B$ , and  $C_T$ , as shown in the equations below.

 $\begin{array}{l} t_{c(H)} \ \approx \ C_T \ (R_A \ + \ R_B) \ \text{In } 2 \quad (\text{In } 2 \ = \ 0.693) \\ t_{c(L)} \ \approx \ C_T \ R_B \ \text{In } 2 \\ \text{Period} \ = \ t_{c(H)} \ + \ t_{c(L)} \ \approx \ C_T \ (R_A \ + \ 2R_B) \ \text{In } 2 \\ \text{Output driver duty cycle} \ = \ \frac{t_{c(L)}}{t_{c(H)} \ + \ t_{c(L)}} \ \approx \ 1 \ - \ \frac{R_B}{R_A \ + \ 2R_B} \\ \text{Output waveform duty cycle} \ = \ \frac{t_{c(H)}}{t_{c(H)} \ + \ t_{c(L)}} \ \approx \ \frac{R_B}{R_A \ + \ 2R_B} \end{array}$ 

The  $0.1-\mu$ F capacitor at CONT in Figure 3 decreases the period by about 10%.

The formulas shown above do not allow for any propagation delay times from TRIG and THRES to DISCH. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the internal on-state resistance r<sub>on</sub> during discharge adds to R<sub>B</sub> to provide another source of timing error in the calculation when R<sub>B</sub> is very low or r<sub>on</sub> is very high.



SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997

#### **APPLICATION INFORMATION**

The equations below provide better agreement with measured values.

$$t_{c(H)} = C_{T} (R_{A} + R_{B}) \ln \left[ 3 - \exp\left(\frac{-t_{PLH}}{C_{T} (R_{B} + r_{on})}\right) \right] + t_{PHL}$$
  
$$t_{c(L)} = C_{T} (R_{B} + r_{on}) \ln \left[ 3 - \exp\left(\frac{-t_{PHL}}{C_{T} (R_{A} + R_{B})}\right) \right] + t_{PLH}$$

These equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between In 2 at low frequencies and In 3 at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted

with good results. Duty cycles less than 50%  $\frac{t_{c(H)}}{t_{c(H)} + t_{c(L)}}$  require that  $\frac{t_{c(H)}}{t_{c(L)}}$  <1 and possibly  $R_A \le r_{on}$ . These

conditions can be difficult to obtain.

In monostable applications, the trip point of the trigger input can be set by a voltage applied to CONT. An input voltage between 10% and 80% of the supply voltage from a resistor divider with at least 500- $\mu$ A bias provides good results.




SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

### D (R-PDSO-G\*\*)

#### MECHANICAL INFORMATION

#### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

#### **MECHANICAL INFORMATION**

#### PLASTIC SMALL-OUTLINE PACKAGE

DB (R-PDSO-G\*\*) 28 PIN SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001




SLFS044B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

#### **MECHANICAL INFORMATION**

#### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated