

TLC5940

SLVS515A-DECEMBER 2004-REVISED AUGUST 2005

16 CHANNEL LED DRIVER WITH DOT CORRECTION AND GRAYSCALE PWM CONTROL

FEATURES

- 16 Channels
- 12 bit (4096 Steps) Grayscale PWM Control
- Dot Correction
 - 6 bit (64 Steps)
 - Storable in Integrated EEPROM
- Drive Capability (Constant Current Sink)
 - 0 mA to 60 mA (V_{CC} < 3.6 V)</p>
 - 0 mA to 120 mA ($V_{CC} > 3.6 \text{ V}$)
- LED Power Supply Voltage up to 17 V
- V_{CC} = 3 V to 5.5 V
- Serial Data Interface, SPI comp.
- Controlled In-Rush Current
- 30-MHz Data Transfer Rate
- CMOS Level I/O
- Error Information
 - LOD: LED Open DetectionTEF: Thermal Error Flag


APPLICATIONS

- Monocolor, Multicolor, Fullcolor LED Displays
- LED Signboards
- Display Backlighting
- General, High-Current LED Drive

DESCRIPTION

The TLC5940 is a 16-channel constant-current sink LED driver. Each channel has an individually adjustable 4096-step grayscale PWM brightness control and a 64-step constant-current sink (dot correction). The dot correction adjusts the brightness variations between LED channels and other LED drivers. The dot correction data is stored in an integrated EEPROM. Both grayscale control and dot correction are accessible via a serial interface. A single external resistor sets the maximum current value of all 16 channels.

The TLC5940 features two error information circuits. The LED open detection (LOD) indicates a broken or disconnected LED at an output terminal. The thermal error flag (TEF) indicates an overtemperature condition.



PDPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾	PART NUMBER
-40°C to 85°C	28-pin HTSSOP PowerPAD™	TLC5940PWP
-40°C to 85°C	32-pin 5 mm x 5 mm QFN	TLC5940RHB
-40°C to 85°C	28-pin PDIP	TLC5940NT

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS.

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
VI	Input voltage range ⁽²⁾	VCC	-0.3 V to 6 V
Io	Output current (dc)		130 mA
VI	Input voltage range	V _(BLANK) , V _(DCPRG) , V _(SCLK) , V _(XLAT)	-0.3 V to V _{CC} +0.3 V
\/	Output voltage range	V _(SOUT) , V _(XERR)	-0.3 V to V _{CC} +0.3 V
Vo	Output voltage range	V _(OUT0) to V _(OUT15)	-0.3 V to 18 V
	EEPROM program range	V _(PRG)	-0.3 V to 24 V
	EEPROM write cycles		50
	EOD actions	HBM (JEDEC JESD22-A114, Human Body Model)	2 kV
	ESD rating	CBM (JEDEC JESD22-C101, Charged Device Model)	500 V
T _{stg}	Storage temperature range		-55°C to 150°C
T _A	Operating ambient temperature ra	ange	-40°C to 85°C
		HTSSOP (PWP) ⁽⁴⁾	31.58°C/W
	Package thermal impedance (3)	QFN (RHB)	35.9°C/W
		PDIP (NP)	48°C/W

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽⁴⁾ With PowerPAD soldered on PCB with 2 oz. trace of copper. See SLMA002 for further information.



RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
DC CHA	RACTERISTICS		-			
V _{CC}	Supply Voltage		3		5.5	V
Vo	Voltage applied to output (O	UT0-OUT15)			17	V
V _{IH}	High-level input voltage		0.8 V _{CC}		V _{CC}	V
V _{IL}	Low-level input voltage		GND		0.2 V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 5 V at SOUT			-1	mΑ
I _{OL}	Low-level output current	V _{CC} = 5 V at SOUT, XERR			1	mA
ı	Constant output ourrant	OUT0 to OUT15, V _{CC} < 3.6 V			60	mΑ
I _{OLC}	Constant output current	OUT0 to OUT15, V _{CC} > 3.6 V			120	mΑ
$V_{(PRG)}$	EEPROM program voltage		20	22	23	V
T _A	Operating free-air temperatu	re range	-40		85	°C
AC CHA	RACTERISTICS V _{CC} = 3 V to	5.5 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise no	oted)			
f _(SCLK)	Data shift clock frequency	SCLK			30	MHz
f _(GSCLK)	Grayscale clock frequency	GSCLK			30	MHz
t_{wh0}/t_{wl0}	SCLK pulse duration	SCLK = H/L (see Figure 8)	16			ns
t _{wh1} /t _{wl1}	GSCLK pulse duration	GSCLK = H/L (see Figure 13)	16			ns
t _{wh2}	XLAT pulse duration	XLAT = H (see Figure 11)	20			ns
t _{wh3}	BLANK pulse duration	BLANK = H (see Figure 13)	20			ns
t _{su0}		SIN-SCLK (see Figure 11)	10			ns
t _{su1}		SCLK-XLAT (see Figure 11)	10			ns
t _{su2}	Setup time	VPRG-SCLK (see Figure 6)	10			ns
t _{su3}	Setup time	VPRG-XLAT (see Figure 6)	10			ns
t _{su4}		BLANK-GSCLK (see Figure 13)	10			ns
t _{su5}		VPRG-DCPRG	1			ms
t _{h0}		SCLK-SIN (see Figure 11)	10			ns
t _{h1}		XLA-SCLK (see Figure 11)	10			ns
t _{h2}	Hold Time	SCLK-VPRG (see Figure 6)	10			ns
t _{h3}	TIOIU TIITIE	XLAT-VPRG (see Figure 6)	10			ns
t _{h4}		BLANK-GSCLK (see Figure 13)	10			ns
t _{h5}		DCPRG-VPRG	1			ms
t _{prog}		Programming time for EEPROM	20			ms

DISSIPATION RATINGS

PACKAGE	POWER RATING T _A < 25°C	DERATING FACTOR ABOVE T _A = 25°C	POWER RATING T _A = 70°C	POWER RATING T _A = 85°C
28-pin HTSSOP with PowerPAD™ ⁽¹⁾ soldered	3958 mW	31.67 mW/°C	2533 mW	2058 mW
28-pin HTSSOP with PowerPAD™ unsoldered	2026 mW	16.21 mW/°C	1296 mW	1053 mW
32-pin QFN ⁽¹⁾	3482 mW	27.86 mW/°C	2228 mW	1811 mW
28-pin PDIP	2456 mW	19.65 mW/°C	1572 mW	1277 mW

⁽¹⁾ The PowerPAD is soldered to the PCB with a 2 oz. copper trace. See SLMA002 for further information.



ELECTRICAL CHARACTERISTICS

 $\rm V_{CC} = 3~V$ to 5.5 V, $\rm T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I _{OH} = -1 mA, SOUT	V _{CC} - 0.5			V
V_{OL}	Low-level output voltage	I _{OL} = 1 mA, SOUT			0.5	V
		$V_I = V_{CC}$ or GND; BLANK, DCPRG, GSCLK, SCLK, SIN, XLAT	-1		1	
I ₁	Input current	V _I = GND; VPRG	-1		1	μΑ
•	'	V _I = V _{CC} ; VPRG			50	
		V _I = 22 V; VPRG; DCPRG = V _{CC}		4	10	mA
		No data transfer, all output OFF, $V_O = 1 \text{ V}, R_{(IREF)} = 10 \text{ k}\Omega$		0.9	6	
	Cumply ourrent	No data transfer, all output OFF, $V_O = 1 \text{ V}, R_{(IREF)} = 1.3 \text{ k}\Omega$		5.2	12	~ ∧
I _{CC}	Supply current	Data transfer 30 MHz, all output ON, V_O = 1 V, $R_{(IREF)}$ = 1.3 $k\Omega$		16	25	mA
		Data transfer 30 MHz, all output ON, V _O = 1 V, R _(IREF) = 640 Ω		30	60	
I _{O(LC)}	Constant output current	All output ON, $V_0 = 1 \text{ V}$, $R_{(IREF)} = 640 \Omega$	54	61	69	mA
I _{lkg}	Leakage output current	All output OFF, V_O = 15 V, $R_{(IREF)}$ = 640 Ω , OUT0 to OUT15			0.1	μΑ
	Constant current error	All output ON, V_O = 1 V, $R_{(IREF)}$ = 640 Ω , OUT0 to OUT15, -20°C to 85°C		±1	±4	
		All output ON, V_{O} = 1 V, $R_{(IREF)}$ = 640 Ω , OUT0 to OUT15				
$\Delta I_{O(LC0)}$		All output ON, V_O = 1 V, $R_{(IREF)}$ = 320 Ω , OUT0 to OUT15, -20°C to 85°C				
		All output ON, $V_O = 1$ V, $R_{(IREF)} = 320 \Omega$, $V_{CC} = 4.5$ V to 5.5 V, OUT0 to OUT15		±1	±8	
$\Delta I_{O(LC1)}$	Constant current error	Device to device, Averaged current from OUT0 to OUT15, $R_{(IREF)}$ = 1920 Ω (20 mA)		-2 +0.4	±4	%
$\Delta I_{O(LC2)}$	Constant current error	Device to device, Averaged current from OUT0 to OUT15, $R_{(IREF)} = 480 \Omega$ (80 mA)		-2.7 +2	±4	%
41	Power supply rejection ratio,	All output ON, V_O = 1 V, $R_{(IREF)}$ = 640 Ω OUT0 to OUT15		±1	±4	%/V
$\Delta I_{O(LC3)}$	PSRR	All output ON, V _O = 1 V, R _(IREF) = 320 Ω , OUT0 to OUT15		±1	±6	%/V
A.I.	Lood regulation	All output ON, V_{O} = 1 V to 3 V, $R_{(IREF)}$ = 640 Ω , OUT0 to OUT15		±2	±6	%/V
$\Delta I_{O(LC4)}$	Load regulation	All output ON, V_O = 1 V to 3 V, $R_{(IREF)}$ = 320 Ω , OUT0 to OUT15		±2	±8	%/V
T _(TEF)	Thermal error flag threshold	Junction temperature ⁽¹⁾	150		170	°C
V _(LED)	LED open detection threshold			0.3	0.4	V
V _(IREF)	Reference voltage output	$R_{I(REF)} = 640 \Omega$	1.20	1.24	1.28	V

⁽¹⁾ Not tested. Specified by design




SWITCHING CHARACTERISTICS

 $\rm V_{CC}$ = 3 V to 5.5 V, $\rm T_A$ = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{r0}	Rise time	SOUT			16	no
t _{r1}	Kise time	OUTn, $V_{CC} = 5 \text{ V}$, $T_A = 60^{\circ}\text{C}$, $DCx = 3\text{F}$		10	30	ns
t _{fO}	Fall time	SOUT			16	
t _{f1}	rali ume	OUTn, $V_{CC} = 5 \text{ V}$, $T_A = 60^{\circ}\text{C}$, $DCx = 3\text{F}$		10	30	ns
t _{pd0}		SCLK-SOUT (see Figure 11)			30	ns
t _{pd1}		DCPRG-OUT0			30	ns
t _{pd2}	Decreasion delevitime	BLANK-OUT0 (see Figure 13)			60	ns
t _{pd3}	Propagation delay time	OUTn - XERR (see Figure 13)			1000	ns
t _{pd4}		GSCLK-OUT0 (see Figure 13)			60	ns
t _{pd5}		XLAT-I _{OUT} (dot correction)			1000	ns
t _d	Output delay time		20	30	ns	



DEVICE INFORMATION



NC - No internal connection



DEVICE INFORMATION (continued)

TERMINAL FUNCTION

	TERM	IINAL					
NAME NO.				1/0	DESCRIPTION		
NAME	DIP	PWP	RHB	-	DEGGINI HON		
BLANK	23	2	31	1	Blank all outputs. When BLANK = H, all OUTn outputs are forced OFF. GS counter is also reset. When BLANK = L, OUTn are controlled by grayscale PWM control.		
DCPRG	19	26	25	I	Switch DC data input. When DCPRG = L, DC is connected to EEPROM. When DCPRG = H, DC is connected to the DC register. DCPRG is also controls EEPROM writing, when VPRG = V _(PRG)		
GND	22	1	30	G	Ground		
GSCLK	18	25	24	ı	Reference clock for grayscale PWM control		
IREF	20	27	26	ı	Reference current terminal		
NC	-	_	12, 13, 28, 29		No connection		
OUT0	28	7	4	0	Constant current output		
OUT1	1	8	5	0	Constant current output		
OUT2	2	9	6	0	Constant current output		
OUT3	3	10	7	0	Constant current output		
OUT4	4	11	8	0	Constant current output		
OUT5	5	12	9	0	Constant current output		
OUT6	6	13	10	0	Constant current output		
OUT7	7	14	11	0	Constant current output		
OUT8	8	15	14	0	Constant current output		
OUT9	9	16	15	0	Constant current output		
OUT10	10	17	16	0	Constant current output		
OUT11	11	18	17	0	Constant current output		
OUT12	12	19	18	0	Constant current output		
OUT13	13	20	19	0	Constant current output		
OUT14	14	21	20	0	Constant current output		
OUT15	15	22	21	0	Constant current output		
SCLK	25	4	1	I	Serial data shift clock		
SIN	26	5	2	I	Serial data input		
SOUT	17	24	23	0	Serial data output		
VCC	21	28	27	I	Power supply voltage		
VPRG	27	6	3	I	Multifunction input pin. When VPRG = GND, the device is in GS mode. When VPRG = V_{CC} , the device is in DC mode. When VPRG = $V_{(PRG)}$, DC register data can programmed into DC EEPROM with DCPRG=HIGH.		
XERR	16	23	22	0	Error output. XERR is an open-drain terminal. XERR goes L when LOD or TEF is detected.		
XLAT	24	3	32	1	Data latch. Note that the internal connections are switched by VPRG. At XLAT↑ (VPRG = GND), GS register gets new data. At XLAT↑ (VPRG = V _{CC}), DC register gets new data.		



PARAMETER MEASUREMENT INFORMATION

PIN EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

Resistor values are equivalent resistances, and they are not tested.




Figure 1. Input and Output Equivalent Circuits



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 2. Parameter Measurement Circuits



TYPICAL CHARACTERISTICS



POWER DISSIPATION RATE vs FREE-AIR TEMPERATURE





Figure 3.

Figure 4.





PRINCIPLES OF OPERATION

SERIAL INTERFACE

The TLC5940 includes a flexible serial interface, which can be connected to microcontrollers or digital signal processors in various ways. Only 3 pins are needed to input data into the device. The rising edge of SCLK signal shifts the data from the SIN pin to the internal register. After all data is clocked in, a rising edge of XLAT latches the serial data to the internal registers. All data are clocked in with the MSB first. Multiple TLC5940 devices can be cascaded by connecting the SOUT pin of one device with the SIN pin of the following device. The SOUT pin can also be connected to the controller to receive status information from TLC5940. The serial data format is 96-bit or 192-bit wide, depending on programming mode of the device.




Figure 6. Serial Data Input Timing Chart

ERROR INFORMATION OUTPUT

The open-drain output XERR is used to report both of the TLC5940 error flags, TEF and LOD. During normal operating conditions, the internal transistor connected to the XERR pin is turned off. The voltage on XERR is pulled up to V_{CC} through an external pullup resistor. If TEF or LOD is detected, the internal transistor is turned on, and XERR is pulled to GND. Since XERR is an open-drain output, multiple ICs can be OR'ed together and pulled up to V_{CC} with a single pullup resistor. This reduces the number of signals needed to report a system error (see Figure 14).

To differentiate LOD and TEF signal from XERR pin, LOD can be masked out with BLANK = HIGH.

ERROR CO	NDITION	ERROR IN	FORMATION	SIGNALS	
TEMPERATURE	OUTn VOLTAGE	TEF	LOD	BLANK	XERR
$T_J < T_{(TEF)}$	Don't Care	L	X	Н	Н
$T_J > T_{(TEF)}$	Don't Care	Н	Х		L
T .T	OUTn > V _(LED)	L	L		Н
$T_J < T_{(TEF)}$	OUTn < V _(LED)	L	Н		L
T _J > T _(TEF)	OUTn > V _(LED)	Н	L		L
	OUTn < V _(LED)	Н	Н		L

Table 1. XERR Truth Table



TEF: THERMAL ERROR FLAG

The TLC5940 provides a temperature error flag (TEF) circuit to indicate an overtemperature condition of the IC. If the junction temperature exceeds the threshold temperature (160°C typical), the TEF circuit trips and pulls XERR to ground. TEF status can also be read out from the TLC5940 status register.

LOD: LED OPEN DETECTION

The TLC5940 provides an LED open-detection circuit (LOD). This circuit reports an error if any one of the 16 LEDs is open or disconnected from the circuit. The LOD circuit trips when the following two conditions are met simultaneously:

- 1. BLANK is set to LOW
- 2. When the voltage at OUTn is less than $V_{(LED)}$ of 0.3 V (typical) (Note: the voltage at each OUTn is sampled 1 μ s after being turned on).

The LOD circuit also pulls XERR to GND when tripped. The LOD status of each channel can also be read out from the TLC5940 status information data (SID) in GS data input cycle.

DELAY BETWEEN OUTPUTS

The TLC5940 has graduated delay circuits between outputs. These circuits can be found in the constant current driver block of the device (see the functional block diagram). The fixed-delay time is 20 ns (typical), OUT0 has no delay, OUT1 has 20 ns delay, and OUT2 has 40 ns delay, etc. The maximum delay is 300 ns from OUT0 to OUT15. The delay works during switch on and switch off of each output channel. These delays prevent large inrush currents which reduces the bypass capacitors when the outputs turn on.

OUTPUT ENABLE

All OUTn channels of TLC5940 can switched off with one signal. When BLANK is set to high, all OUTn are disabled, regardless of logic operations of the device. The grayscale counter is also reset. When BLANK is set to low, all OUTn work under normal conditions.

Table 2. BLANK Signal Truth Table

BLANK	OUT0 - OUT15
LOW	Normal condition
HIGH	Disabled

SETTING MAXIMUM CHANNEL CURRENT

The maximum output current per channel is programmed by a single resistor, $R_{(IREF)}$, which is placed between IREF pin and GND pin. The voltage on IREF is set by an internal band gap $V_{(IREF)}$ with a typical value of 1.24 V. The maximum channel current is equivalent to the current flowing through $R_{(IREF)}$ multiplied by a factor of 31.5. The maximum output current can be calculated by Equation 1:

$$I_{\text{max}} = \frac{V_{\text{(IREF)}}}{R_{\text{(IREF)}}} \times 31.5 \tag{1}$$

where:

 $V_{(IREF)} = 1.24 \text{ V}$

 $R_{(IRFF)}$ = User selected external resistor.

Figure 3 shows the maximum output current I_O versus $R_{(IREF)}$. $R_{(IREF)}$ is the value of the resistor between IREF terminal to GND, and I_O is the constant output current of OUT0 to OUT15.



POWER DISSIPATION CALCULATION

The device power dissipation needs to be below the power dissipation rate of the device package to ensure correct operation. Equation 2 calculates the power dissipation of device:

$$P_{D} = \left(V_{CC} \times I_{CC}\right) + \left(V_{OUT} \times I_{MAX} \times \frac{DC_{n}}{63} \times d_{PWM} \times N\right)$$
(2)

where:

V_{CC}: device supply voltage I_{CC}: device supply current

V_{OUT}: TLC5940 OUTn voltage when driving LED current

I_{MAX}: LED current adjusted by R_(IREF) Resistor DC_n: maximum dot correction value for OUTn N: number of OUTn driving LED at the same time

d_{PWM}: duty cycle defined by BLANK pin or GS PWM value

OPERATING MODES

The TLC5940 has different operating modes depending on the signals VPRG and DCPRG. Table 3 shows the available operating modes. The TLC5940 GS operating mode (see Figure 11) and shift register values are not defined after power up. One solution to solve this is to set dot correction data after TLC5940 power up and switch back to GS PWM mode. The other solution is to overflow the input shift register with 193 bits of dummy data and latch it while TLC5940 is in GS PWM mode.

SIGNAL INPUT SHIFT REGISTER MODE DC VALUE **DCPRG VCPRG EEPROM** L **GND** 192 bit Grayscale PWM Mode Н DC Register **EEPROM** L V_{CC} 96 bit Dot Correction Data Input Mode Н DC Register ı **EEPROM** Х **EEPROM Programming Mode** $V_{(PRG)}$ Н Write dc register value to EEPROM

Table 3. TLC5940 Operating Modes Truth Table

SETTING DOT CORRECTION

The TLC5940 has the capability to fine adjust the output current of each channel OUT0 to OUT15 independently. This is also called dot correction. This feature is used to adjust the brightness deviations of LEDs connected to the output channels OUT0 to OUT15. Each of the 16 channels can be programmed with a 6-bit word. The channel output can be adjusted in 64 steps from 0% to 100% of the maximum output current I_{max} . Equation 3 determines the output current for each output n:

$$I_{OUTn} = I_{max} \times \frac{DCn}{63}$$
(3)

where:

 I_{max} = the maximum programmable output current for each output.

DCn = the programmed dot correction value for output n (DCn = 0 to 63).

n = 0 to 15

Dot correction data are entered for all channels at the same time. The complete dot correction data format consists of 16 x 6-bit words, which forms a 96-bit wide serial data packet. The channel data is put one after another. All data is clocked in with MSB first. Figure 7 shows the DC data format.





Figure 7. Dot Correction Data Packet Format

To input data into the dot correction register, VPRG must be set to V_{CC} . The internal input shift register is then set to 96-bit width. After all serial data are clocked in, a rising edge of XLAT is used to latch the data into the dot correction register. Figure 8 shows the dc data input timing chart.




Figure 8. Dot Correction Data Input Timing Chart

The TLC5940 has also an EEPROM to store dot correction data. To store data from the dot correction register to EEPROM, DCPRG is set to high after applying V_{PRG} to VPRG pin. Figure 9 shows the EEPROM programming timings.




Figure 9. EEPROM Programming Timing Chart



SETTING GRAYSCALE

The TLC5940 can adjust the brightness of each channel OUTn using a PWM control scheme. The use of 12-bit per channel results in 4096 different brightness steps, respective 0% to 100% brightness. Equation 4 determines the brightness level for each output n:

Brightness in
$$\% = \frac{GSn}{4095} \times 100$$
 (4)

where:

GSn = the programmed grayscale value for output n (GSn = 0 to 4095)

n = 0 to 15

Grayscale data for all OUTn

The input shift register enters grayscale data into grayscale register for all channels simultaneously. The complete grayscale data format consists of 16 x 12 bit words, which forms a 192-bit wide data packet (see Figure 10). The data packet must be clocked in with the MSB first.



Figure 10. Grayscale Data Packet Format

When VPRG is set to GND, TLC5940 enters the grayscale data input mode. The device switches the input shift register to 192-bit width. After all data is clocked in, a rising edge of XLAT signal latches the data into the grayscale register (see Figure 11). The first GS data input cycle after dot correction requires an additional SCLK pulse after the XLAT signal to complete the grayscale update cycle. All GS data in the input shift register is replaced with status information data (SID) after latching into grayscale register.




Figure 11. Grayscale Data Input Timing Chart

STATUS INFORMATION OUTPUT

The TLC5940 does have a status information register, which can be accessed in grayscale mode (VPRG = GND). After the XLAT signal latches the data into GS register the input shift register data will be replaced with status information data (SID) of the device (see Figure 11). LOD, TEF and dot correction EEPROM data (DCPRG=LOW) or dot correction register data (DCPRG=HIGH) can be read out at the SOUT pin. The status information data packet is 192-bit wide. Bit 176 - bit 191 contains the LOD status of each channel. Bit 175 contains the TEF status. If DCPRG is low, bit 72 - bit 167 contains the value of the dot correction EEPROM. If DCPRG is high, bit 72 - bit 167 contains the data of the dot correction register. The remaining bits are reserved. The complete status information data packet is shown in Figure 12.



Figure 12. Status Information Data Packet Format

GRAYSCALE PWM OPERATION

The grayscale PWM cycle starts with the falling edge of BLANK. The first GSCLK pulse after BLANK increases the grayscale counter by one and switches on all OUTn with grayscale value not zero. Each following rising edge of GSCLK increases the grayscale counter by one. The TLC5940 compares the grayscale value of each output OUTn with the grayscale counter value. All OUTn with grayscale values equal to counter values are switched off. A BLANK=H signal after 4096 GSCLK pulses resets the grayscale counter to zero and completes the grayscale PWM cycle (see Figure 13).




Figure 13. Grayscale PWM Cycle Timing Chart



SERIAL DATA TRANSFER RATE

Figure 14 shows a cascading connection of *n* TLC5940 devices connected to a controller, building a basic module of an LED display system. The maximum number of cascading TLC5940 devices depends on the application system and is in the range of 40 devices. Equation 5 calculates the minimum frequency needed:

$$f_{(GSCLK)} = 4096 \times f_{(update)}$$
 $f_{(SCLK)} = 193 \times f_{(update)} \times n$
(5)

where:

 $f_{(GSCLK)}$: minimum frequency needed for GSCLK $f_{(SCLK)}$: minimum frequency needed for SCLK and SIN $f_{(update)}$: update rate of whole cascading system

n: number cascaded of TLC5940 device

APPLICATION EXAMPLE




Figure 14. Cascading Devices


THERMAL PAD MECHANICAL DATA RHB (S-PQFP-N32)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions




THERMAL PAD MECHANICAL DATA PWP (R-PDSO-G28)

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



PACKAGE OPTION ADDENDUM

8-Aug-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLC5940NT	ACTIVE	PDIP	NT	28	13	TBD	Call TI	Level-NA-NA-NA
TLC5940PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940PWPG4	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940PWPRG4	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940RHB	ACTIVE	QFN	RHB	32	73	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940RHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940RHBRG4	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

 $^{(1)}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

27-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
TLC5940NT	ACTIVE	PDIP	NT	28	13	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
TLC5940NTG4	ACTIVE	PDIP	NT	28	13	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
TLC5940PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940PWPG4	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940PWPRG4	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940RHB	ACTIVE	QFN	RHB	32	73	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940RHBG4	ACTIVE	QFN	RHB	32	73	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940RHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5940RHBRG4	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.






THERMAL PAD MECHANICAL DATA PWP (R-PDS0-G28)

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

PWP (R-PDSO-G28) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


PowerPAD is a trademark of Texas Instruments.



NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

RHB (S-PQFP-N32)

PLASTIC QUAD FLATPACK



NOTES: A. All lin

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.






THERMAL PAD MECHANICAL DATA RHB (S-PQFP-N32)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RHB (S-PQFP-N32)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265