



查询TLE7274供应商

捷多邦，专业PCB打样工厂  
，24小时加急出货

## 5-V Low Drop Voltage Regulator

TLE 7274


### Features

- Output voltage 5 V  $\pm 2\%$
- Ultra low current consumption: typ. 20 $\mu$ A
- 300 mA current capability
- Very low-drop voltage
- Short-circuit-proof
- Suitable for use in automotive electronics


### Functional Description

The TLE 7274 is a monolithic integrated low-drop voltage regulator for load currents up to 300 mA. An input voltage up to 42 V is regulated to  $V_{Q,nom} = 5.0$  V with a precision of  $\pm 2\%$ . The sophisticated design allows to achieve stable operation even with ceramic output capacitors down to 470 nF. The device is designed for the harsh environment of automotive applications. Therefore it is protected against overload, short circuit and over temperature conditions. Of course the TLE 7274 can be used also in all other applications, where a stabilized 5 V voltage is required. Due to its ultra low stand-by current consumption of typ. 20 $\mu$ A the TLE 7274 is dedicated for use in applications permanently connected to  $V_{BAT}$ . An integrated output sink current circuitry keeps the voltage at the Output pin Q below 5.5 V even when reverse currents are applied. Thus connected devices are protected from overvoltage damage.

For applications requiring extremely low noise levels the Infineon voltage regulator family TLE 42XY and TLE 44XY is more suited than the TLE 7274. A mV-range output noise on the TLE 7274 caused by the charge pump operation is unavoidable due to the ultra low quiescent current concept.




P-TO252-3-1




P-TO263-3-1



Ordering Code	Package
Q67006-A9728	P-TO252-3-1, P-TO252-3-11
Q67006-A9731	P-TO263-3-1



**Figure 1** Block Diagram



**Figure 2** Pin Configuration P-TO252-3 (D-PAK), P-TO263-3 (D<sup>2</sup>-PAK)(top view)

**Table 1** Pin Definitions and Functions

Pin No.	Symbol	Function
1	I	<b>Input;</b> block to ground directly at the IC with a ceramic capacitor.
2	GND	<b>Ground;</b> Pin 2 internally connected to heatsink.
3	Q	<b>Output;</b> block to ground with a ceramic capacitor, $C \geq 470 \text{ nF}$ .

**Table 2 Absolute Maximum Ratings**

Parameter	Symbol	Limit Values		Unit	Test Condition
		Min.	Max.		
<b>Input I</b>					
Voltage	$V_I$	-0.3	45	V	-
Current	$I_I$	-1	-	mA	-
<b>Output Q</b>					
Voltage	$V_Q$	-0.3	5.5	V	-
Voltage	$V_Q$	-0.3	6.2	V	$t < 10 \text{ s}^1)$
Current	$I_Q$	-1	-	mA	-
<b>Temperature</b>					
Junction temperature	$T_j$	-40	150	°C	-
Storage temperature	$T_{stg}$	-50	150	°C	-

1) Exposure to these absolute maximum ratings for extended periods ( $t > 10 \text{ s}$ ) may affect device reliability.

*Note: Stresses above those listed here may cause permanent damage to the device.  
 Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**Table 3 Operating Range**

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
Input voltage	$V_I$	5.5	42	V	–
Junction temperature	$T_j$	-40	150	°C	–

*Note: In the operating range, the functions given in the circuit description are fulfilled.*

**Table 4 Thermal Resistance**

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
Junction case	$R_{thj-c}$	–	8	K/W	–
Junction ambient	$R_{thj-a}$	–	80	K/W	TO252 <sup>1)</sup>
Junction ambient	$R_{thj-a}$	–	55	K/W	TO263 <sup>2)</sup>

1) Worst case, regarding peak temperature; zero airflow; mounted on a PCB FR4, 80 × 80 × 1.5 mm<sup>3</sup>, heat sink area 300 mm<sup>2</sup>

2) Worst case, regarding peak temperature; zero airflow; mounted on a PCB FR4, 80 × 80 × 1.5 mm<sup>3</sup>, heat sink area 300 mm<sup>2</sup>

*The listed characteristics are ensured over the operating range of the integrated circuit.*

*Typical characteristics specify mean values expected over the production spread.*

*If not otherwise specified, typical characteristics apply at  $T_a = 25$  °C and the given supply voltage.*


**Table 1 Electrical Characteristics**

$V_I = 13.5 \text{ V}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$  (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Measuring Condition
		Min.	Typ.	Max.		
<b>Output Q</b>						
Output voltage	$V_Q$	4.9	5.0	5.1	V	$0.1 \text{ mA} < I_Q < 300 \text{ mA};$ $6 \text{ V} < V_I < 16 \text{ V}$
Output voltage	$V_Q$	4.9	5.0	5.1	V	$0.1 \text{ mA} < I_Q < 100 \text{ mA};$ $6 \text{ V} < V_I < 40 \text{ V}$
Output current limitation	$I_Q$	320	–	–	mA	<sup>1)</sup>
Output current limitation	$I_Q$	–	–	800	mA	$V_Q = 0\text{V}$
Current consumption; $I_q = I_I - I_Q$	$I_q$	–	20	25	$\mu\text{A}$	$I_Q = 0.1 \text{ mA};$ $T_j = 25^\circ\text{C}$
Current consumption; $I_q = I_I - I_Q$	$I_q$	–	–	35	$\mu\text{A}$	$I_Q = 0.1 \text{ mA};$ $T_j \leq 80^\circ\text{C}$
Drop voltage	$V_{dr}$	–	250	500	mV	$I_Q = 200 \text{ mA};$ $V_{dr} = V_I - V_Q$ <sup>1)</sup>
Load regulation	$\Delta V_{Q, lo}$	-40	15	40	mV	$I_Q = 5 \text{ mA to } 250 \text{ mA}$
Line regulation	$\Delta V_{Q, li}$	-20	5	20	mV	$V_I = 10\text{V to } 32 \text{ V};$ $I_Q = 5 \text{ mA}$
Power supply ripple rejection	$PSRR$	–	60	–	dB	$f_r = 100 \text{ Hz};$ $V_r = 0.5 \text{ Vpp}$
Temperature output voltage drift	$dV_Q/dT$	–	0.5	–	$\text{mV/K}$	–
Output Capacitor	$C_Q$	470	–	–	nF	$\text{ESR} < 3 \Omega$

1) Measured when the output voltage  $V_Q$  has dropped 100 mV from the nominal value obtained at  $V_I = 13.5 \text{ V}$ .

## Application Information



**Figure 3 Application Diagram**

### Input, Output


An input capacitor is necessary for damping line influences. A resistor of approx.  $1 \Omega$  in series with  $C_I$ , can damp the LC of the input inductivity and the input capacitor.

In contrast to most low drop voltage regulators the TLE 7274 only needs moderate capacitance at the output to assure stability of the regulation loop. This offers more design flexibility to the circuit designer providing for cost efficient solutions.


The TLE 7274 requires a ceramic output capacitor of at least  $470 \text{ nF}$ . In order to damp influences resulting from load current surges it is recommended to add an additional electrolytic capacitor of  $4.7 \mu\text{F}$  to  $47 \mu\text{F}$  at the output as shown in [Figure 3](#).

## Typical Performance Characteristics


**Current Consumption  $I_q$  versus Junction Temperature  $T_j$**




**Current Consumption  $I_q$  versus Input Voltage  $V_i$**




**Current Consumption  $I_q$  versus Output Current  $I_Q$**




**Output Voltage  $V_Q$  versus Junction Temperature  $T_j$**




### Dropout Voltage $V_{dr}$ versus Output Current $I_Q$




### Maximum Output Current $I_Q$ versus Junction Temperature $T_j$




### Dropout Voltage $V_{dr}$ versus Junction Temperature $T_j$




### Maximum Output Current $I_Q$ versus Input Voltage $V_I$




### Region of Stability




### Output Voltage $V_Q$ Start-up behaviour




### Power Supply Ripple Rejection PSRR versus Frequency f




### Load Regulation $dV_Q$ versus Output Current Change $dI_Q$




### Load Regulation $dV_Q$ versus Output Current Change $dI_Q$




### Line Regulation $dV_Q$ versus Input Voltage Changed $dV_I$




### Load Regulation $dV_Q$ versus Output Current Change $dI_Q$




### Line Regulation $dV_Q$ versus Input Voltage Changed $dV_I$




### Line Regulation $dV_Q$ versus Input Voltage Changed $V_I$




### Load Transient Response Peak Voltage $dV_Q$




### Load Transient Response Peak Voltage $dV_Q$




### Line Transient Response Peak Voltage $dV_Q$



## Line Transient Response Peak Voltage $dV_Q$




## Package Outlines



All metal surfaces tin plated, except area of cut.


**Figure 4 P-TO252-3-1 (Plastic Transistor Single Outline)**



All metal surfaces tin plated, except area of cut.

GPT09277

**Figure 5**    **P-TO252-3-11 (Plastic Transistor Single Outline)**



<sup>1)</sup> Typical

All metal surfaces: tin plated, except area of cut.  
Metal surface min. x=7.25, y=6.9

GPT09362

**Figure 6 P-TO263-3-1 (Plastic Transistor Single Outline)**

**Edition 2005-02-09**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
81669 München, Germany**

**© Infineon Technologies AG 2004.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may

---

**TLE 7274**

**5-V Low Drop Voltage Regulator**

**Revision History:**    **2005-02-09**

Rev. 1.0

Previous Version:    0.31

Page	Subjects (major changes since last revision)
	release final version