查询TLV1544IPWR供应商


TLV1544C# FEV15444 FUV1548C4/TEV1548K, TLV1548M LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS SLAS139C - DECEMBER 1996 - REVISED JANUARY 1999

- Conversion Time \leq 10 μ s
- 10-Bit-Resolution ADC
- Programmable Power-Down
 Mode . . . 1 μA
- Wide Range Single-Supply Operation of 2.7 V dc to 5.5 V dc
- Analog Input Range of 0 V to V_{CC}
- Built-in Analog Multiplexer with 8 Analog
 Input Channels
- TMS320 DSP and Microprocessor SPI and QSPI Compatible Serial Interfaces
- End-of-Conversion (EOC) Flag
- Inherent Sample-and-Hold Function
- Built-In Self-Test Modes
- Programmable Power and Conversion Rate
- Asynchronous Start of Conversion for Extended Sampling
- Hardware I/O Clock Phase Adjust Input

description

The TLV1544 and TLV1548 are CMOS 10-bit switched-capacitor successive-approximation (SAR) analog-to-digital (A/D) converters. Each device has a chip select (CS), input-output clock (I/O CLK), data input (DATA IN) and serial data output (DATA OUT) that provide a direct 4-wire synchronous serial peripheral interface (SPI[™], QSPI[™]) port of a host microprocessor. When interfacing with a TMS320 DSP, an additional frame sync signal (FS) indicates the start of a serial data frame. The devices allow high-speed data transfers from the host. The INV CLK input provides further timing flexibility for the serial interface.

In addition to a high-speed converter and versatile control capability, the device has an on-chip 11-channel multiplexer that can select any one of



eight analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic except for the extended sampling cycle, where the sampling cycle is started by the falling edge of asynchronous CSTART. At the end of the A/D conversion, the end-of-conversion (EOC) output goes high to indicate that the conversion is complete. The TLV1544 and TLV1548 are designed to operate with a wide range of supply voltages with very low power consumption. The power saving feature is further enhanced with a software-programmed power-down mode and conversion rate. The converter incorporated in the device features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating temperature range.


SPI and QSPI are registered trademarks of Motorola, Inc.



description (continued)

The TLV1544 has four analog input channels while the TLV1548 has eight analog input channels. The TLV1544C and TLV1548C are characterized for operation from 0°C to 70°C. The TLV1544I and TLV1548I are characterized for operation over the full industrial temperature range of -40°C to 85°C. The TLV1548M is characterized for operation over the full military temperature range of -55°C to 125°C.

functional block diagram



Terminals shown are for the DB package.

AVAILABLE OPTIONS

			PACKAGE			
TA	SMALL OUTLINE					
	(DB)	(D)	(PW)	(J)	(FK)	
0°C to 70°C	TLV1548CDB	TLV1544CD	TLV1544CPW			
-40°C to 85°C	TLV1548IDB	TLV1544ID	TLV1544IPW			
-55°C to 125°C				TLV1548MJ	TLV1548MFK	

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR [†] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
DB	785 mW	8.7 mW/°C	393 mW	261 mW	_
D	799 mW	8.9 mW/°C	399 mW	266 mW	_
PW	604 mW	6.7 mW/°C	302 mW	201 mW	_
J	1894 mW	15.1 mW/°C	1212 mW	985 mW	379 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW

[†] This is the inverse of the traditional junction-to-ambient thermal resistance (RO_{JA}). RO_{JA} values are derived from Texas Instruments characterization data. Thermal resistance is not production tested and values are given for informational purposes only.



Terminal Functions

	RMINAL NO.†	NO.‡	I/O	DESCRIPTION
A0–A3 A4–A7	6–9	1–4 5–8	1	Analog inputs. The analog inputs are internally multiplexed. (For a source impedance greater than 1 k Ω , the asynchronous start should be used to increase the sampling time.)
CS	16	15	I	Chip select. A high-to-low transition on \overline{CS} resets the internal counters and controls and enables DATA IN, DATA OUT, and I/O CLK within the maximum setup time. A low-to-high transition disables DATA IN, DATA OUT, and I/O CLK within the setup time.
CSTART	10	9	I	Sampling/conversion start control. CSTART controls the start of the sampling of an analog input from a selected multiplex channel. A high-to-low transition starts the sampling of the analog input signal. A low-to-high transition puts the sample-and-hold function in hold mode and starts the conversion. CSTART is independent from I/O CLK and works when CS is high. The low CSTART duration controls the duration of the sampling cycle for the switched capacitor array. CSTART is tied to V _{CC} if not used.
DATA IN	2	17	I	Serial data input. The 4-bit serial data selects the desired analog input and test voltage to be converted next in a normal cycle. These bits can also set the conversion rate and enable the power-down mode. When operating in the microprocessor mode, the input data is presented MSB first and is shifted in on the first four rising (INV CLK = V _{CC}) or falling (INV CLK = GND) edges of I/O CLK (after $\overline{CS}\downarrow$). When operating in the DSP mode, the input data is presented MSB first and is shifted in on the first four falling (INV CLK = V _{CC}) or rising (INV CLK = GND) edges of I/O CLK (after $\overline{CS}\downarrow$). When operating in the DSP mode, the input data is presented MSB first and is shifted in on the first four falling (INV CLK = V _{CC}) or rising (INV CLK = GND) edges of I/O CLK (after $FS\downarrow$). After the four input data bits have been read into the input data register, DATA IN is ignored for the remainder of the current conversion period.
DATA OUT	1	16	0	Three-state serial output of the A/D conversion result. DATA OUT is in the high-impedance state when \overline{CS} is high and active when \overline{CS} is low or after FS \downarrow (in DSP mode). With a valid \overline{CS} signal, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB or LSB value of the previous conversion result. DATA OUT changes on the falling (microprocessor mode) or rising (DSP mode) edge of I/O CLK.
EOC	4	19	0	End of conversion. EOC goes from a high to a low logic level on the tenth rising (microprocessor mode) or tenth falling (DSP mode) edge of I/O CLK and remains low until the conversion is complete and data is ready for transfer. EOC can also indicate that the converter is busy.
FS	13	12	I	DSP frame synchronization input. FS indicates the start of a serial data frame into or out of the device. FS is tied to V_{CC} when interfacing the device with a microprocessor.
GND	11	10		Ground return for internal circuitry. All voltage measurements are with respect to GND, unless otherwise noted.
INV CLK	12	11	I	Inverted clock input. INV CLK is tied to GND when an inverted I/O CLK is used as the source of the input clock. This affects both microprocessor and DSP interfaces. INV CLK is tied to V_{CC} if I/O CLK is not inverted. INV CLK can also invoke a built-in test mode.

[†] Terminal numbers are for the D package.

[‡] Terminal numbers are for the DB, J, and FK packages.



SLAS139C - DECEMBER 1996 - REVISED JANUARY 1999

Terminal Functions (Continued)

TE	RMINAL			DEODUETION
NAME	NO.†	NO.‡	1/0	DESCRIPTION
I/O CLK	3	18	I	Input/output clock. I/O CLK receives the serial I/O clock input in the two modes and performs the following four functions in each mode:
				Microprocessor mode
				 When INVCLK = V_{CC}, I/O CLK clocks the four input data bits into the input data register on the first four rising edges of I/O CLK after CS↓ with the multiplexer address available after the fourth rising edge. When INV CLK = GND, input data bits are clocked in on the first four falling edges instead.
				• On the fourth falling edge of I/O CLK, the analog input voltage on the selected multiplex input begins charging the capacitor array and continues to do so until the tenth rising edge of I/O CLK except in the extended sampling cycle where the duration of CSTART determines when to end the sampling cycle.
				• Output data bits change on the first ten falling I/O clock edges regardless of the condition of INV CLK.
				 I/O CLK transfers control of the conversion to the internal state machine on the tenth rising edge of I/O CLK regardless of the condition of INV CLK.
				Digital signal processor (DSP) mode
				 When INV CLK = V_{CC}, I/O CLK clocks the four input data bits into the input data register on the first four falling edges of I/O CLK after FS↓ with the multiplexer address available after the fourth falling edges. When INV CLK = GND, input data bits are clocked in on the first four rising edges instead.
				• On the fourth rising edge of I/O CLK, the analog input voltage on the selected multiplex input begins charging the capacitor array and continues to do so until the tenth falling edge of I/O CLK except in the extended sampling cycle where the duration of CSTART determines when to end the sampling cycle.
				 Output data MSB shows after FS↓ and the rest of the output data bits change on the first ten rising I/O CLK edges regarless of the condition of INV CLK.
				 I/O CLK transfers control of the conversion to the internal state machine on the tenth falling edge of I/O CLK regardless of the condition of INV CLK.
REF+	15	14	Ι	Upper reference voltage (nominally V_{CC}). The maximum input voltage range is determined by the difference between the voltages applied to REF+ and REF–.
REF–	14	13	Ι	Lower reference voltage (nominally ground)
VCC	5	20	Ι	Positive supply voltage

[†] Terminal numbers are for the D package.

[‡] Terminal numbers are for the DB, J, and FK packages.

detailed description

Initially, with CS high (inactive), DATA IN and I/O CLK are disabled and DATA OUT is in the high-impedance state. When the serial interface takes CS low (active), the conversion sequence begins with the enabling of I/O CLK and DATA IN and the removal of DATA OUT from the high-impedance state. The host then provides the 4-bit channel address to DATA IN and the I/O clock sequence to I/O CLK. During this transfer, the host serial interface also receives the previous conversion result from DATA OUT. I/O CLK receives an input sequence from the host that is from 10 to 16 clocks long. The first four valid I/O CLK cycles load the input data register with the 4-bit input data on DATA IN that selects the desired analog channel. The next six clock cycles provide the control timing for sampling the analog input. Sampling of the analog input is held after the first valid I/O CLK sequence of ten clocks. The tenth clock edge also takes EOC low and begins the conversion. The exact locations of the I/O clock edges depend on the mode of operation.

serial interface

The TLV1548 is compatible with generic microprocessor serial interfaces such as SPI and QSPI, and a TMS320 DSP serial interface. The internal latched flag If mode is generated by sampling the state of FS at the falling edge of CS. If mode is set to one (for microprocessor) when FS is high at the falling edge of CS, and If mode is cleared to zero (for DSP) when FS is low at the falling edge of CS. This flag controls the multiplexing of I/O CLK and the state machine reset function. FS is pulled high when interfacing with a microprocessor.



I/O CLK

The I/O CLK can go up to 10 MHz for most of the voltage range when fast I/O is possible. The maximum I/O CLK is limited to 2.8 MHz for a supply voltage range from 2.7 V. Table 1 lists the maximum I/O CLK frequencies for all different supply voltage ranges. This also depends on input source impedance. For example, I/O CLK speed faster than 2.39 MHz is achievable if the input source impedance is less than 1 k Ω .

v _{cc}	MAXIMUM INPUT RESISTANCE (Max)	SOURCE IMPEDANCE	I/O CLK
2.7 V	5 K	1 kΩ	2.39 MHz
2.7 V	51	100 Ω	2.81 MHz
4 5 \/	1 K	1 kΩ	7.18 MHz
4.5 V	1 K	100 Ω	10 MHz

Table 1. Maximum I/O CLK Frequency

microprocessor serial interface

Input data bits from DATA IN are clocked in on the first four rising edges of the I/O CLK sequence if INV CLK is held high when the device is in microprocessor interface mode. Input data bits are clocked in on the first four falling edges of the I/O CLK sequence if INV CLK is held low. The MSB of the previous conversion appears on DATA OUT on the falling edge of CS. The remaining nine bits are shifted out on the next nine edges (depending on the state of INV CLK) of I/O CLK. Ten bits of data are transmitted to the host through DATA OUT.

A minimum of 9.5 clock pulses is required for the conversion to begin. On the tenth clock rising edge, the EOC output goes low and returns to the high logic level when the conversion is complete; then the result can be read by the host. On the tenth clock falling edge, the internal logic takes DATA OUT low to ensure that the remaining bit values are zero if the I/O CLK transfer is more than ten clocks long.

 \overline{CS} is inactive (high) between serial I/O CLK transfers. Each transfer takes at least ten I/O CLK cycles. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables I/O CLK and DATA IN within a setup time. A conversion does not begin until the tenth I/O CLK rising edge.

A high-to-low transition on \overline{CS} within the specified time during an ongoing cycle aborts the cycle, and the device returns to the initial state (the output data register holds the previous conversion result). \overline{CS} should not be taken low close to completion of conversion because the output data can be corrupted.



SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999

DSP interface

The TLV1544/1548 can also interface with a DSP, from the TMS320 family for example, through a serial port. The analog-to-digital converter (ADC) serves as a slave device where the DSP supplies FS and the serial I/O CLK. Transmit and receive operations are concurrent. The falling edge of FS must occur no later than seven I/O CLK periods after the falling edge of \overline{CS} .

DSP I/O cycles differ from microprocessor I/O cycles in the following ways:

- When interfaced with a DSP, the output data MSB is available after FS \downarrow . The remaining output data changes on the rising edge of I/O CLK. The input data is sampled on the first four falling edges of I/O CLK after FS and when INV CLK is high, or the first four rising edges of I/O CLK after FS J and when INV CLK is low. This operation is inverted when interfaced with a microprocessor.
- A new DSP I/O cycle is started on the rising edge of I/O CLK after the rising edge of FS. The internal state machine is reset on each falling edge of I/O CLK when FS is high. This operation is opposite when interfaced with a microprocessor.
- The TLV1544/1548 supports a 16-clock cycle when interfaced with a DSP. The output data is padded with six trailing zeros when it is operated in DSP mode.

1/0	INTERFACE	INTERFACE MODE				
1/0	MICROPROCESSOR ACTION	DSP ACTION				
CS↓	Initializes counter	Samples state of FS				
CS↑	Resets state machine and disable I/O	Disables I/O				
FS	Connects to V _{CC}	Connects to DSP FSX output Initializes the state machine at each CLK↓ after FS↑ Starts a new cycle at each CLK↑ following the initialization (initializes the counter)				
I/O CLK	Starts sampling of the analog input started at fourth I/O CLK \uparrow Conversion started at tenth I/O CLK \uparrow	Starts sampling of the analog input at fourth I/O CLK \downarrow Starts sampling of the analog input at tenth I/O CLK \downarrow				
DATA IN	Samples input data on I/O CLK \uparrow (INV CLK high) Samples input data on I/O CLK \downarrow (INV CLK low)	Samples input data at I/O CLK↓ (INV CLK high) Samples input data at I/O CLK↑ (INV CLK low)				
DATA OUT	Makes MSB available on $\overline{\text{CS}}\downarrow$ Changes remaining data on I/O CLK \downarrow	Makes MSB available FS \downarrow Changes remaining data at each following I/O CLK \uparrow after FS \downarrow				

Table 2. TLV1544/TLV1548 Serial Interface Modes



input data bits

DATA IN is internally connected to a 4-bit serial input data register. The input data selects a different mode or selects different analog input channels. The host provides the data word with the MSB first. Each data bit clocks in on the edge (rising or falling depending on the status of INV CLK and FS) of the I/O CLK sequence. The input clock can be inverted by grounding INV CLK (see Table 3 for the list of software programmed operations set by the input data).

	INPUT DAT	A BYTE		
FUNCTION SELECT	A3 – A0		COMMENT	
	BINARY	HEX		
Analog channel A0 for TLV1548 selected	0000b	0h	Channel 0 for TLV1544	
Analog channel A1 for TLV1548 selected	0001b	1h		
Analog channel A2 for TLV1548 selected	0010b	2h	Channel 1 for TLV1544	
Analog channel A3 for TLV1548 selected	0011b	3h		
Analog channel A4 for TLV1548 selected	0100b	4h	Channel 2 for TLV1544	
Analog channel A5 for TLV1548 selected	0101b	5h		
Analog channel A6 for TLV1548 selected	0110b	6h	Channel 3 for TLV1544	
Analog channel A7 for TLV1548 selected	0111b	7h		
Software power down set	1000b	8h	No conversion result (cleared by any access)	
Fast conversion rate (10 µs) set	1001b	9h	No conversion result (cleared by setting to fast)	
Slow conversion rate (40 µs) set	1010b	Ah	No conversion result (cleared by setting to slow)	
Self-test voltage ($V_{ref+} - V_{ref-}$)/2 selected	1011b	Bh	Output result = 200h	
Self-test voltage V_{ref} – selected	1100b	Ch	Output result = 000h	
Self-test voltage V _{ref +} selected	1101b	Dh	Output result = 3FFh	
Reserved	1110b	Eh	No conversion result	
Reserved	1111b	Fh	No conversion result	

Table 3. TLV1544/1548 Software-Programmed Operation Modes

analog inputs and internal test voltages

The eight analog inputs and the three internal test inputs are selected by the 11-channel multiplexer according to the input data bit as shown in Table 3. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.

The device can be operated in two distinct sampling modes: normal sampling mode (fixed sampling time) and extended sampling mode (flexible sampling time). When CSTART is held high, the device is operated in normal sampling mode. When operated in normal sampling mode, sampling of the analog input starts on the rising edge of the fourth I/O CLK pulse in the microprocessor interface mode (and on the fourth falling edge of I/O CLK in the DSP interface mode). Sampling continues for 6 I/O CLK periods. The sample is held on the falling edge of the tenth I/O CLK pulse in the microprocessor interface mode. The sample is held on the falling edge of the tenth I/O CLK pulse in the microprocessor interface mode. The sample is held on the falling edge of the tenth I/O CLK pulse in the microprocessor interface mode. The sample is held on the falling edge of the tenth I/O CLK pulse in the microprocessor interface mode. The sample is held on the falling edge of and converted in the same manner as the external analog inputs.



converter

The CMOS threshold detector in the successive-approximation conversion system determines the value of each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the S_C switch and all S_T switches simultaneously. This action charges all of the capacitors to the input voltage.

In the next phase of the conversion process, all ST and SC switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF -) voltage. In the switching sequence, ten capacitors are examined separately until all ten bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF -. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half V_{CC}), a bit 0 is placed in the output register and the 512-weight capacitor is switched to REF -. If the voltage at the summing node is less than the trip point of the threshold detector, a bit 1 is placed in the register and the 512-weight capacitor remains connected to REF + through the remainder of the successive-approximation process. The process is repeated for the 256-weight capacitor, the 128-weight capacitor, and so forth down the line until all bits are counted.

With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.




Figure 1. Simplified Model of the Successive-Approximation System

SLAS139C - DECEMBER 1996 - REVISED JANUARY 1999

extended sampling, asynchronous start of sampling: CSTART operation

The extended sampling mode of operation programs the acquisition time (t_{ACQ}) of the sample-and-hold circuit. This allows the analog inputs of the device to be directly interfaced to a wide range of input source impedances. The extended sampling mode consumes higher power depending on the duration of the sampling period chosen.

CSTART controls the sampling period and starts the conversion. The falling edge of CSTART initiates the sampling period of a preset channel. The low time of CSTART controls the acquisition time of the input sample-and-hold circuit. The sample is held on the rising edge of CSTART. Asserting CSTART causes the converter to perform a new sample of the signal on the preset valid MUX channel (one of the eight) and discard the current conversion result ready for output. Sampling continues as long as CSTART is active (negative). The rising edge of CSTART ends the sampling cycle. The conversion cycle starts two internal system clocks after the rising edge of CSTART.


Once the conversion is complete, the processor can initiate a normal I/O cycle to read the conversion result and set the MUX address for the next conversion. Since the internal flag AsyncFlag is set high, this flag setting indicates the cycle is an output cycle, so no conversion is performed during the cycle. The internal state machine tests the AsyncFlag on the falling edge of \overline{CS} . AsyncFlag is set high at the rising edge of \overline{CSTART} , and it is reset low at the rising edge of each \overline{CS} . A conversion cycle follows a sampling cycle only if AsyncFlag is tested as low at the falling edge of \overline{CS} . As shown in Figure 2, an asynchronous I/O cycle can be removed by two consecutive normal I/O cycles.

OPERATING MODES	CS	CSTART	AsyncFlag at $\overline{CS}\downarrow$	ACTION
Normal sampling	Low	High	Low	Fixed 6 I/O CLK sampling, synchronous conversion follows
Normal I/O (read out only)	Low	High	High	No sampling, no conversion
Extended sampling	High	Low	N/A	Flexible sampling period controlled by CSTART, asynchronous conversion follows

Table 4. TLV1544/1548 Hardware Configuration for Different Operating Modes



SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999



NOTES: A. Aa = Address for input channel a.

B. Da = Conversion result from channel a.

Figure 2. Extended Sampling Operation

reference voltage inputs

There are two reference inputs used with the TLV1544/TLV1548, REF+ and REF–. These voltage values establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively. The values of REF+, REF–, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ and is at zero when the input signal is equal to or lower than REF–.

programmable conversion rate

The TLV1544/TLV1548 offers two conversion rates to maximize battery life when high-speed operation is not necessary. The conversion rate is programmable. Once the conversion rate has been selected, it takes effect immediately in the same cycle and stays at the same rate until the other rate is chosen. The conversion rate should be set at power up. Activation and deactivation of the power-down state (digital logic active) has no effect on the preset conversion rate.



SLAS139C -	DECEMBER	1996 -	REVISED	JANUARY	199

	CONVERSION TIME,			TYPICAL SUPPLY CURRENT, ICC		
CONVERSION RATE	t _{conv}	AVAILABLE V _{CC} RANGE	INPUT DATA	OPER	ATING	POWER DOWN
Fast conversion speed	7 μs typ	5.5 V to 3.3 V	9h	0.6 mA typ	1.5 mA max	1 μA typ
Slow conversion speed	15 μs typ	5.5 V to 2.7 V	Ah	0.4 mA typ	1 mA max	1 μA typ

Table 5. Conversion Rate and Power Consumption Selection

programmable power-down state

The device is put into the power-down state by writing 8h to DATA IN. The power-up state is restored during the next active access by pulling \overline{CS} low. The conversion rate selected before the device is put into the power-down state is not affected by the power-down mode. Power-down can be used to achieve even lower power consumption. This is because the sustaining power (when not converting) is only 1.3 mA maximum and standby power is only 1 μ A maximum. (By averaging out the power consumption can be much lower than the 1 mA peak when the conversion throughput is lower.)




Figure 3. Typical Supply Current During Conversion/Power Down

power up and initialization

After power up, if operating in DSP mode, \overline{CS} and FS must be taken from high to low to begin an I/O cycle. EOC is initially high, and the input data register is set to all zeroes. The content of the output data register is random, and the first conversion result should be ignored. For initialization during operation, \overline{CS} is taken high and returned low to begin the next I/O cycle. The first conversion after the device has returned from the power-down state can be invalid and should be disregarded.

When power is first applied to the device, the conversion rate must be programmed, and the internal Async Flag must be taken low once. The rising edge of \overline{CS} of the same cycle then takes Async Flag low.



SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999




Figure 4. Power Up Initialization

input clock inversion - INV CLK

The input data register uses I/O CLK as the source of the sampling clock. This clock can be inverted to provide more setup time. INV CLK can invert the clock. When INV CLK is grounded, the input clock for the input data register is inverted. This allows an additional one-half I/O CLK period for the input data setup time. This is useful for some serial interfaces. When the input sampling clock is inverted, the output data changes at the same time that the input data is sampled.

С	CLOCK	I/O CLK AC	TIVE EDGE
INV CLK	FS at CS↓	OUTPUT DATA CHANGES ON	INPUT DATA SAMPLED ON
High	High (MP [†] mode)	\downarrow	\uparrow
High	Low (DSP [‡] mode)	\uparrow	\downarrow
Low	High (MP [†] mode)	\downarrow	\downarrow
Low	Low (DSP [‡] mode)	\uparrow	\uparrow


Table 6. Function of INV	CLK
--------------------------	-----

 † MP = microprocessor mode

[‡]DSP = digital signal processor mode



SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999



[†]Successive approximation register

[‡] If_mode = 1, microprocessor interface mode

§ If_mode = 0, DSP interface mode



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 6.5 V
Input voltage range, V _I (any input)	
Output voltage range, VO	
Positive reference voltage, V _{ref+}	V _{CC} + 0.1 V
Negative reference voltage, V _{ref}	–0.1 V
Peak input current, I _I (any input)	±20 mA
Peak total input current (all inputs)	–30 mA
Operating free-air temperature range, T _A : TLV1544C, TLV1548C	0°C to 70°C
TLV1544I, TLV1548I	−40°C to 85°C
TLV1548M	–55°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND with REF - and GND wired together (unless otherwise noted).



SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	2.7		5.5	V	
Positive reference voltage, V_{ref+} (see Note 2)		VCC		V	
Negative reference voltage, V _{ref-} (see Note 2)			0		V
Differential reference voltage, $V_{ref+} - V_{ref-}$ (see	ee Note 2)	2.5	VCC	V _{CC} +0.2	V
Analog input voltage, V _{I (analog)} (see Note 2)		0		VCC	V
High-level control input voltage, VIH		2.1			V
Low-level control input voltage, VIL				0.6	V
Setup time, input data bits valid before I/O CLK	(↑↓, t _{su(A)} (see Figure 9)	100			ns
Hold time, input data bits valid after I/O CLK $\uparrow\downarrow$, t _{h(A)} (see Figure 9)	5	30		ns
Setup time, $\overline{CS}\downarrow$ to I/O CLK [↑] , t _{SU} (CS)	See Figure 10	5	30		ns
Hold time, I/O CLK \downarrow to \overline{CS} \uparrow , t _{h(CS)}	See Figure 10	65			ns
Pulse duration, FS high, t _{wH(FS)}	See Figure 12	1			I/O CLK periods
Pulse duration, CSTART, tw(CSTART)	Source impedance \leq 1 k Ω , V _{CC} = 5.5 V, See Figure 14	0.84			μs
Setup time, CS↑ to CSTART↓, t _{SU} (CSTART)	See Figure 14	10			ns
	V _{CC} = 5.5 V	0.1	6	10	
Clock frequency at I/O CLK, f _{CLK}	V _{CC} = 2.7 V	0.1	2	2.81	MHz
Dulas duration 1/0 Cl K high to survey	V _{CC} = 5.5 V	50			
Pulse duration, I/O CLK high, t _{wH(I/O)}	$V_{CC} = 2.7 V$	100			ns
Pulse duration, I/O CLK low, twL(I/O)	$V_{CC} = 5.5 V$	50			
Puise duration, 1/O CER low, twE(I/O)	$V_{CC} = 2.7 V$	100			ns
Transition time, I/O CLK, $t_{t(I/O)}$ (see Figure 11	and Note 4)			1	μs
Transition time, DATA IN, tt(DATA IN) (see Figu	ıre 9)			10	μs
Transition time, \overline{CS} , t _{t(CS)} (see Figure 10)				10	μs
Transition time, FS, $t_{t(FS)}$ (see Figure 13)				10	μs
Transition time, CSTART, tt(CSTART) (see Figure 1)			10	μs	
	TLV1544C, TLV1548C	0		70	
Operating free-air temperature, TA	TLV1544I, TLV1548I	-40		85	°C
	TLV1548M	-55		125	
	TLV1544C, TLV1548C			115	
Junction temperature, TJ	TLV1544I, TLV1548I			115	°C
	TLV1548M			150	

NOTES: 2. Analog input voltages greater than the voltage applied to REF+ convert as all ones (11111111111), while input voltages less than the voltage applied to REF- convert as all zeros (00000000000). The device is functional with reference (V_{ref+} - V_{ref-}) down to 1 V; however, the electrical specifications are no longer applicable.

3. To minimize errors caused by noise at $\overline{CS}\downarrow$, the internal circuitry waits for a setup time after $\overline{CS}\downarrow$ before responding to control input signals. No attempt should be made to clock in an input dat until the minimum \overline{CS} setup time has elapsed.

4. This is the time required for the I/O CLK signal to fall from V_{IH}max to V_{IL}min or to rise from V_{IL}max to V_{IH}min. In the vicinity of normal room temperature, the devices function with an input clock transition time as slow as 1 μs for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 2.7$ V to 5.5 V, I/O CLK frequency = 2.2 MHz (unless otherwise noted)

	PARAMETER	TEST CON	MIN	TYP†	MAX	UNIT	
\/~··		V _{CC} = 5.5 V,	I _{OH} = -0.2 mA	2.4			V
VOH	High-level output voltage	V _{CC} = 2.7 V,	I _{OH} = -20 μA	V _{CC} -0.1			v
Vei		V _{CC} = 5.5 V,	I _{OL} = 0.8 mA			0.4	V
VOL	Low-level output voltage	V _{CC} = 2.7 V,	I _{OL} = 20 μA			0.1	V
107	$V_{O} = V_{CC}, \overline{CS} = V_{CC}$			1	2.5	μA	
IOZ	High-impedance output current	$V_{O} = 0,$	$\overline{CS} = V_{CC}$		-1	-2.5	μΑ
Iн	High-level input current	$V_I = V_{CC}$			0.005	2.5	μΑ
۱ _{IL}	Low-level input current	V _I = 0			-0.005	2.5	μΑ
	Ozeration over he over at	Conversion speed = fast, For all digital inputs, $0 \le V_I \le 0.3 V$ or $V_I \ge V_{CC} - 0.3 V$	$V_{CC} = 3.3 V \text{ to } 5.5 V$		0.6	1.5	
ICC	CC Operating supply current	Conversion speed = slow, For all digital inputs,	V_{CC} = 3.3 V to 5.5 V		0.4	1	mA
		$0 \le V_I \le 0.3 \text{ V or}$ $V_I \ge V_{CC} - 0.3 \text{ V}$	V_{CC} = 2.7 V to 3.3 V	0.3		0.75	
	Extended sampling mode	V _{CC} = 3.3 V to 5.5 V			1.5		mA
ICC(ES)	operating current	V _{CC} = 2.7 V to 3.3 V			1		mA
ICC(ST)	Sustaining supply current	Conversion speed = slow, For all digital inputs, $0 \le V_I \le 0.3 \text{ V or}$ $V_I \ge V_{CC} - 0.3 \text{ V}$	$V_{CC} = 2.7 V \text{ to } 3.3 V$		0.3		mA
ICC(PD)	Power-down supply current	For all digital inputs, $0 \le V_I \le 0.3 \text{ V or } V_I \ge V_{CC}$ -	- 0.3 V		1	25	μA
I		Selected channel at V _{CC} , u	nselected channel at 0 V			1	μΑ
likg	Selected channel leakage current	Selected channel at 0 V, uns	Selected channel at 0 V, unselected channel at V _{CC}			-1	μΑ
	Maximum static analog reference current into REF+	$V_{ref+} = V_{CC} = 5.5 V,$	V _{ref-} = GND			1	μA
0. +	Input capacitance, analog inputs				20	55	~ [
C _i ‡	Input capacitance, control inputs				20	15	pF
7. +		V _{CC} = 4.5 V				1	ke
Zi‡	Input multiplexer on resistance	V _{CC} = 2.7 V				5	kΩ

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]Not production tested.



SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999

operating characteristics over recommended operating free-air temperature range, V_{CC} = V_{ref+} = 2.7 V to 5.5 V, I/O CLK frequency = 2.2 MHz (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	түр†	MAX	UNIT
EL	Linearity error (see Note 6)				±0.5	±1	LSB
ED	Differential linearity error		See Note 2		±0.5	±1	LSB
EO	Offset error (see Note 7)		See Note 2			±1.5	LSB
EG	Gain error (see Note 7)		See Note 2			±1	LSB
ET	Total unadjusted error (see Note	8)				±1.75	LSB
			DATA IN = 1011		512		
	Self-test output code (see Table	3 and Note 9)	DATA IN - 1100		0		
			DATA IN = 1101		1023		
		Fast conversion speed	See Figures 15		7	10	μs
tconv	Conversion time	Slow conversion speed	through 17		15	25	μs
	Total cycle time (access,	Fast conversion speed	See Figures 15 through 18 and Notes 10, 11, 12			10.1 + 10 I/O CLK	
t _C	sample, conversion and EOC \uparrow to CS \downarrow delay)	Slow conversion speed	See Figures 15 through 18 and Notes 10 and 12			40.1 + 10 I/O CLK	μs
^t acq	Channel acquisition time (sample	e)	See Figures 15 through 18 and Note 10			6	I/O CLK periods
t _V	Valid time, DATA OUT remains v	alid after I/O CLK↓	See Figure 11	50			ns
^t d1(FS)	Delay time, I/O CLK high to FS h	nigh	See Figure 13	5	30	50	ns
td2(FS)	Delay time, I/O CLK high to FS lo	ЭW	See Figure 13	10	30	60	ns
$^{t}d(EOC^{\uparrow} - CS^{\downarrow})$	Delay time, EOC↑ to CS low		See Figure 14 and Note 5	100			ns
^t d(CS↓ – FS↑)	Delay time, CS↓ to FS↑		See Figures 17 and 18	1		7	I/O CLK periods
^t d(I/O -CS)	Delay time, 10th I/O CLK low to conversion (see Note 13)	CS low to abort	See Figure 10			1.1	μs

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (11111111111), while input voltages less than that applied to REF - convert as all zeros (00000000000). The device is functional with reference down to 1 V (Vref+ - Vref - 1); however, the electrical specifications are no longer applicable.

5. For all operating modes.

6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

7. Zero error is the difference between 000000000 and the converted output for zero input voltage. Full-scale error is the difference between 1111111111 and the converted output for full-scale input voltage.

8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.

9. Both the input data and the output codes are expressed in positive logic.

10. I/O CLK period = 1/(I/O CLK frequency) (see Figure 8).

11. For 3.3 V to 5.5 V only

12. For microprocessor mode


13. Any transitions of \overline{CS} are recognized as valid only when the level is maintained for a setup time after the transition.



operating characteristics over recommended operating free-air temperature range, V_{CC} = V_{ref+} = 2.7 V to 5.5 V, I/O CLK frequency = 2.2 MHz (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
^t d(I/O-DATA)	Delay time, I/O CLK low to DATA OUT valid	See Figure 11			50	ns
^t d(I/O-EOC)	Delay time, 10th I/O CLK \downarrow to EOC low	See Figure 12		70	240	ns
^t PZH, ^t PZL	Enable time, CS low to DATA OUT valid (MSB driven)	See Figure 8		0.7	1.3	μs
^t PHZ, ^t PLZ	Disable time, CS high to DATA OUT invalid (high impedance)	See Figure 8		70	150	ns
^t f(EOC)	Fall time, EOC	See Figure 12		15	50	ns
^t r(bus)	Rise time, output data bus at 2.2 MHz I/O CLK	See Figure 11		50	250	ns
^t f(bus)	Fall time, output data bus at 2.2 MHz I/O CLK	See Figure 11		50	250	ns

[†] All typical values are at $T_A = 25^{\circ}C$.



LOCATION	DESCRIPTION	PART NUMBER
U1	OP27	_
C1	10-μF 35-V tantalum capacitor	—
C2	0.1-µF ceramic NPO SMD capacitor	AVX 12105C104KA105 or equivalent

Figure 6. Analog Input Buffer to Analog Inputs





Figure 7. Load Circuits



SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999

PARAMETER MEASUREMENT INFORMATION






Figure 8. DATA OUT to Hi-Z Voltage Waveforms

Figure 9. DATA IN Setup Voltage Waveforms




Figure 10. CS and I/O CLK Voltage Waveforms






Figure 11. DATA OUT and I/O CLK Voltage Waveforms









PARAMETER MEASUREMENT INFORMATION

Figure 13. I/O CLK and EOC Voltage Waveforms




Figure 14. FS and I/O CLK Voltage Waveforms





Figure 15. CSTART and CS Waveforms




SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999



NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after $\overline{CS} \downarrow$ before responding to control input signals. No attempt should be made to clock in input data until the minimum \overline{CS} setup time elapses.






NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after $\overline{CS} \downarrow$ before responding to control input signals. No attempt should be made to clock in input data until the minimum \overline{CS} setup time has elapsed.

Figure 17. Microprocessor Interface Timing (Normal Sample Mode, INV CLK = Low)



SLAS139C - DECEMBER 1996 - REVISED JANUARY 1999




PARAMETER MEASUREMENT INFORMATION

NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after $\overline{CS}\downarrow$ before responding to control input signals. No attempt should be made to clock in input data until the minimum \overline{CS} setup time elapses.

Figure 18. DSP Interface Timing (16-Clock Transfer, Normal Sample Mode, INV CLK = High)



SLAS139C - DECEMBER 1996 - REVISED JANUARY 1999




PARAMETER MEASUREMENT INFORMATION


NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after $\overline{CS} \downarrow$ before responding to control input signals. No attempt should be made to clock in input data until the minimum \overline{CS} setup time elapses.

Figure 19. DSP Interface Timing (16-Clock Transfer, Normal Sample Mode, INV CLK = Low)





















TYPICAL CHARACTERISTICS INTEGRAL NONLINEARITY ERROR DIFFERENTIAL NONLINEARITY ERROR vs vs **DIGITAL OUTPUT CODE DIGITAL OUTPUT CODE** 1 V_{CC} = 5 V $V_{CC} = 5 V$ DNL – Differential Nonlinearity Error – LSB T_A = −40°C 0.8 T_A = −40°C 0.8 Clock Mode = Fast INL – Integral Nonlinearity Error – LSB Clock Mode = Fast 0.6 0.6 0.4 0.4 0.2 0.2 0 0 -0.2 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1 0 512 1023 0 512 1023 **Digital Output Code Digital Output Code** Figure 31 Figure 32 INTEGRAL NONLINEARITY ERROR DIFFERENTIAL NONLINEARITY ERROR vs vs **DIGITAL OUTPUT CODE** DIGITAL OUTPUT CODE 1 1 $V_{CC} = 5 V$ V_{CC} = 5 V DNL – Differential Nonlinearity Error – LSB T_A = 25°C 0.8 T_A = 25°C 0.8 Clock Mode = Fast INL – Integral Nonlinearity Error – LSB Clock Mode = Fast 0.6 0.6 0.4 0.4 0.2 0.2 0 0 -0.2 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1 _'

L•_

512

Figure 33

Digital Output Code

0

1023


0

512

Figure 34


Digital Output Code

1023





SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999




APPLICATION INFORMATION

- NOTES: A. This curve is based on the assumption that V_{ref+} and V_{ref-} have been adjusted so that the voltage at the transition from digital 0 to 1 (V_{ZT}) is 0.0024 V, and the transition to full scale (V_{FT}) is 4.908 V. 1 LSB = 4.8 mV.
 - B. The full-scale value (VFS) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (VZS) is the step whose nominal midstep value equals zero.






APPLICATION INFORMATION



[†] DB package is shown for TLV1548





[‡]DB package is shown for TLV1548





APPLICATIONS INFORMATION

simplified analog input analysis

Using the equivalent circuit in Figure 33, the time required to charge the analog input capacitance from 0 to V_{S} within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by:

$$V_{C} = V_{S} \left(1 - e^{-t_{C}/R_{t}C_{i}} \right)$$

$$R_{t} = R_{s} + r_{i}$$
(1)

where

 $t_c = Cycle time$

The input impedance Z_i is 1 k Ω at 5 V, and is higher (~ 5 k Ω) at 2.7 V. The final voltage to 1/2 LSB is given by:

$$V_{\rm C} (1/2 \text{ LSB}) = V_{\rm S} - (V_{\rm S}/2048)$$
 (2)

Equating equation 1 to equation 2 and solving for cycle time t_c gives:

$$V_{S} - (V_{S}/2048) = V_{S} \left(1 - e^{-t_{C}/R_{t}C_{i}} \right)$$
(3)

and time to change to 1/2 LSB (minimum sampling time) is:

 t_{ch} (1/2 LSB) = $R_t \times C_i \times In(2048)$

where

ln(2048) = 7.625

Therefore, with the values given, the time for the analog input signal to settle is:

$$t_{ch} (1/2 LSB) = (R_s + 1 k\Omega) \times 55 \text{ pF} \times \ln(2048)$$
 (4)

This time must be less than the converter sample time shown in the timing diagrams. Which is 6x I/O CLK.

$$t_{ch} (1/2 LSB) \le 6x 1/f_{I/O}$$
 (5)


Therefore the maximum I/O CLK frequency is:

$$\max(f_{I/O}) = 6/t_{ch} (1/2 \text{ LSB}) = 6/(\ln(2048) \times R_t \times C_i)$$
(6)



SLAS139C - DECEMBER 1996 - REVISED JANUARY 1999

APPLICATIONS INFORMATION



[†] Driving source requirements:

• Noise and distortion for the source must be equivalent to the resolution of the converter.

- $R_{\mbox{\scriptsize S}}$ must be real at the input frequency.

Figure 40. Equivalent Input Circuit Including the Driving Source

maximum conversion throughput

For a supply voltage at 5 V, if the source impedance is less than 1 k Ω , this equates to a minimum sampling time t_{ch}(0.5 LSB) of 0.84 μ s. Since the sampling time requires six I/O clocks, the fastest I/O clockfrequency is 6/t_{ch} = 7.18 MHz. The minimal total cycle time is given as:

t_c = t_{address} + t_{sample} + t_{conv} + t_d(EOC↑ – CS↓) = 0.56 μs + 0.84 μs + 10 μs + 0.1 μs = 11.5 μs

A maximum throughput of 87 KSPS. The throughput can be even higher with a smaller source impedance.

When source impedance is 100Ω , the minimum sampling time is 0.46 μ s. The maximum I/O clock frequency possible is almost 13 MHz. Then 10 MHz clock (maximum I/O CLK for TLV1544/1548) can be used. The minimal total cycle time is:

 $t_c = t_{address} + t_{sample} + t_{conv} + t_d(EOC↑ - CS↓)$ = 4 × 1/f + 0.46 μs + 10 μs + 0.1 μs = 0.4 μs + 0.46 μs + 10 μs + 0.1 μs = 10.96 μs


The maximum throughput is $1/10.96 \ \mu s = 91 \ KSPS$ for this case.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) **14 PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MECHANICAL DATA

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999

MECHANICAL DATA

CERAMIC DUAL-IN-LINE PACKAGE

J (R-GDIP-T**) **14 PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22.




MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN

PW (R-PDSO-G**)



NOTES: F. All linear dimensions are in millimeters.

- G. This drawing is subject to change without notice.
- H. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- I. Falls within JEDEC MO-153





PACKAGE OPTION ADDENDUM

18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
5962-9853801Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9853801QRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
TLV1544CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544CDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544CDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544CPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544CPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544CPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544CPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1544IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1548CDB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1548CDBG4	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1548CDBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
TLV1548CDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1548CDBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1548IDB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1548IDBG4	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1548IDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

18-Sep-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLV1548IDBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV1548MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
TLV1548MJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
TLV1548MJB	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV1548, TLV1548M :

- Automotive: TLV1548-Q1
- Enhanced Product: TLV1548-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications





*All dimensions are nominal

PACKAGE MATERIALS INFORMATION


11-Mar-2008

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE






Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1544CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLV1544CPWR	TSSOP	PW	16	2000	330.0	12.4	6.67	5.4	1.6	8.0	12.0	Q1
TLV1544IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLV1544IPWR	TSSOP	PW	16	2000	330.0	12.4	6.67	5.4	1.6	8.0	12.0	Q1
TLV1548CDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
TLV1548IDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1544CDR	SOIC	D	16	2500	346.0	346.0	33.0
TLV1544CPWR	TSSOP	PW	16	2000	346.0	346.0	29.0
TLV1544IDR	SOIC	D	16	2500	346.0	346.0	33.0
TLV1544IPWR	TSSOP	PW	16	2000	346.0	346.0	29.0
TLV1548CDBR	SSOP	DB	20	2000	346.0	346.0	33.0
TLV1548IDBR	SSOP	DB	20	2000	346.0	346.0	33.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products	
Amplifiers	am
Data Converters	data
DSP	dsp
Clocks and Timers	ww
Interface	inte
Logic	logi
Power Mgmt	pow
Microcontrollers	mic
RFID	WW
RF/IF and ZigBee® Solutions	ww

mplifier.ti.com ataconverter.ti.com sp.ti.com ww.ti.com/clocks iterface.ti.com ogic.ti.com ower.ti.com icrocontroller.ti.com ww.ti-rfid.com ww.ti.com/lprf

Applications Audio Automotive Broadband Digital Control Medical Military Optical Networking Security Telephony Video & Imaging

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/security www.ti.com/video www.ti.com/video www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated

Wireless