

interface allows glueless interface to TMS320 and

SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed vs power dissipation. With its on-chip programmable precision voltage reference, the TLV5638 simplifies overall system design.

Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package to reduce board space in standard commercial, industrial, and automotive temperature ranges. It is also available in JG and FK packages in the military temperature range.

	AVAILAE	BLE OPTIONS					
	PACKAGE						
TA	SOIC (D)	CERAMIC DIP (JG)	20 PAD LCCC (FK)				
0°C to 70°C	TLV5638CD	97W(P	—				
–40°C to 85°C	TLV5638ID	_	—				
-40°C to 125°C	TLV5638QD TLV5638QDR	_	_				
-55°C to 125°C	—	TLV5638MJG	TLV5638MFK				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# functional block diagram



### **Terminal Functions**

TERM	NAL	1/0/P	DESCRIPTION	
NAME	NO.	1/0/P	DESCRIPTION	
AGND	5	Р	Ground	
CS	3	I	Chip select. Digital input active low, used to enable/disable inputs	
DIN	1	I	igital serial data input	
OUT A	4	0	DAC A analog voltage output	
OUT B	7	0	DAC B analog voltage output	
REF	6	I/O	Analog reference voltage input/output	
SCLK	2	I	igital serial clock input	
V <sub>DD</sub>	8	Р	Positive power supply	



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage (V <sub>DD</sub> to AGND)	
Reference input voltage range	
Digital input voltage range	–0.3 V to V <sub>DD</sub> + 0.3 V
Operating free-air temperature range, TA: TLV5638C	0°C to 70°C
TLV5638I	–40°C to 85°C
TLV5638Q	–40°C to 125°C
TLV5638M	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING			T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	635 mW	5.08 mW/°C	407 mW	330 mW	127 mW
FK	1375 mW	11.00 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.40 mW/°C	672 mW	546 mW	210 mW

<sup>‡</sup> This is the inverse of the traditional Junction-to-Ambient thermal Resistance (RO<sub>JA</sub>). Thermal Resistances are not production tested and are for informational purposes only.

# recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V	$V_{DD} = 5 V$	4.5	5	5.5	V	
Supply voltage, vDD	$V_{DD} = 3 V$	2.7	3	3.3	V	
Power on reset, POR		*0.55		*2	V	
High-level digital input voltage, V <sub>IH</sub>	$V_{DD} = 2.7 V \text{ to } 5.5 V$	2			V	
Low-level digital input voltage, VIL	$V_{DD} = 2.7 V \text{ to } 5.5 V$			0.8	V	
Reference voltage, V <sub>ref</sub> to REF terminal	$V_{DD} = 5 V$ (see Note 1)	AGND	2.048	V <sub>DD</sub> -1.5	V	
Reference voltage, V <sub>ref</sub> to REF terminal	$V_{DD} = 3 V$ (see Note 1)	AGND	1.024	V <sub>DD</sub> -1.5	V	
Load resistance, RL		2			kΩ	
Load capacitance, CL				100	pF	
Clock frequency, f <sub>CLK</sub>				20	MHz	
	TLV5638C	0		70		
	TLV5638I	-40		85	°C	
Operating free-air temperature, T <sub>A</sub>	TLV5638Q	-40		125	-0	
	TLV5638M	-55		125		

\*This parameter is not tested for Q and M suffix devices.

NOTE 1: Due to the x2 output buffer, a reference input voltage  $\geq$  (V<sub>DD</sub>-0.4 V)/2 causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.



# electrical characteristics over recommended operating conditions, Vref = 2.048 V, Vref = 1.024 V (unless otherwise noted)

#### power supply

	PARAMETER	TEST CONDITIONS		TLV5638C, TLV5638I			TLV5638Q, TLV5638M			UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX		
		No load, All inputs = AGND or $V_{DD}$ , DAC latch = 0x800	V <sub>DD</sub> = 5 V,			4.3	5.2		4.3	5.4	mA
IDD	Power supply current		Int. ref. S	Slow		2.2	2.7		2.2	2.7	IIIA
			VDD = 3 V	Fast		3.8	4.7		3.8	4.9	mA
				Slow		1.8	2.3		1.8	2.3	
			V <sub>DD</sub> = 5 V, Ext. ref.	Fast		3.9	4.8		3.9	5.0	mA
				Slow		1.8	2.2		1.8	2.2	
			V <sub>DD</sub> = 3 V,	Fast		3.5	4.3		3.5	4.5	mA
			Ext. ref.	Slow		1.5	1.9		1.5	1.9	mA
	Power-down supply current					0.01	10		0.01	10	μA
PSRR	Power supply rejection ratio	Zero scale, See Note 2			-65			-65		dB	
- SKK	Power supply rejection ratio	Full scale, See Note 3				-65			-65		uВ

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying V<sub>DD</sub> and is given by:

 $PSRR = 20 \log \left[ (E_{ZS}(V_{DD}max) - E_{ZS}(V_{DD}min)) / V_{DD}max \right]$ 

3. Power supply rejection ratio at full scale is measured by varying V<sub>DD</sub> and is given by:

 $PSRR = 20 \log [(E_G(V_{DD}max) - E_G(V_{DD}min))/V_{DD}max]$ 

#### static DAC specifications

PARAMETER		TEST	TEST CONDITIONS			MAX	UNIT
	Resolution			12			bits
INL	Integral nonlinearity, end point adjusted	See Note 4	C and I suffixes		±1.7	±4	LSB
	integral nonimeanty, end point adjusted	See Note 4	Q and M suffixes		±1.7	±6	LSB
DNL	Differential nonlinearity	See Note 5	See Note 5			±1	LSB
E <sub>ZS</sub>	Zero-scale error (offset error at zero scale)	See Note 6				±24	mV
E <sub>ZS</sub> TC	Zero-scale-error temperature coefficient	See Note 7			10		ppm/°C
EG	Gain error	See Note 8				±0.6	% full scale V
E <sub>G</sub> T <sub>C</sub>	Gain error temperature coefficient	See Note 9			10		ppm/°C

NOTES: 4. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors. Tested from code 32 to 4095.

5. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

7. Zero-scale-error temperature coefficient is given by:  $E_{ZS} TC = [E_{ZS} (T_{max}) - E_{ZS} (T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ . 8. Gain error is the deviation from the ideal output ( $2V_{ref} - 1 LSB$ ) with an output load of 10 k $\Omega$  excluding the effects of the zero-error. 9. Gain temperature coefficient is given by:  $E_G TC = [E_G(T_{max}) - E_G (T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ .



# electrical characteristics over recommended operating conditions, $V_{ref} = 2.048$ V, $V_{ref} = 1.024$ V (unless otherwise noted) (continued)

#### output specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage	R <sub>L</sub> = 10 kΩ	0	١	√ <sub>DD</sub> –0.4	V
	Output load regulation accuracy	$V_{O} = 4.096 \text{ V}, 2.048 \text{ V}, R_{L} = 2 \text{ k}\Omega$			±0.25	% full scale V

#### reference pin configured as output (REF)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ref(OUTL)</sub>	Low reference voltage		1.003	1.024	1.045	V
V <sub>ref</sub> (OUTH)	High reference voltage	V <sub>DD</sub> > 4.75 V	2.027	2.048	2.069	V
Iref(source)	Output source current				1	mA
Iref(sink)	Output sink current		-1			mA
	Load capacitance				100	pF
PSRR	Power supply rejection ratio			-65		dB

#### reference pin configured as input (REF)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
VI	Input voltage			0		V <sub>DD-1.5</sub>	V
RI	Input resistance				10		MΩ
CI	Input capacitance				5		pF
	Deference input bendwidth		Fast		1.3		MHz
	Reference input bandwidth	$REF = 0.2 V_{pp} + 1.024 V dc$			525		kHz
	Reference feedthrough	REF = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc (see Note 10)			-80		dB

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.



# electrical characteristics over recommended operating conditions (unless otherwise noted) (Continued)

#### digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Чн	High-level digital input current	$V_{I} = V_{DD}$			1	μΑ
Ι <sub>ΙL</sub>	Low-level digital input current	$V_{I} = 0 V$	-1			μΑ
Ci	Input capacitance			8		pF

#### analog output dynamic performance

	PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT
t (70)	Output settling time, full scale	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 100 pF,	Fast		1	3	
<sup>t</sup> s(FS)	Output setting time, full scale	See Note 11		Slow		3.5	7	μs
	Output pattling time, and to and	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF,	Fast		0.5	1.5	
<sup>t</sup> s(CC)	Output settling time, code to code	See Note 12		Slow		1	2	μs
SR	Slew rate	$R_L = 10 k\Omega$ , $C_L = See Note 13$		Fast		12		1////
SK	Slew rate			Slow		1.8		V/µs
	Glitch energy	$\frac{\text{DIN} = 0 \text{ to } 1,}{\text{CS} = \text{V}_{\text{DD}}}$	FCLK = 100 kH	Ηz,		5		nV–s
SNR	Signal-to-noise ratio				69	74		
S/(N+D)	Signal-to-noise + distortion	$f_{S} = 480 \text{ kSPS}, f_{out} = 1 \text{ kHz}, R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}$			58	67		dB
THD	Total harmonic distortion					-69	-57	uВ
	Spurious free dynamic range	]			57	72		

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.

12. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

# digital input timing requirements

		MIN	NOM	MAX	UNIT
t <sub>su(CS–CK)</sub>	Setup time, CS low before first negative SCLK edge	10			ns
t <sub>su</sub> (C16-CS)	Setup time, 16 <sup>th</sup> negative SCLK edge (when D0 is sampled) before $\overline{\text{CS}}$ rising edge	10			ns
<sup>t</sup> wH	SCLK pulse width high	25			ns
twL	SCLK pulse width low	25			ns
t <sub>su(D)</sub>	Setup time, data ready before SCLK falling edge	10			ns
<sup>t</sup> h(D)	Hold time, data held valid after SCLK falling edge	5			ns










Figure 1. Timing Diagram

# **TYPICAL CHARACTERISTICS**








# **TYPICAL CHARACTERISTICS**

**TLV5638** 2.7 V TO 5.5 V LOW POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SLAS225A - JUNE 1999 - REVISED JANUARY 2000

# **TYPICAL CHARACTERISTICS**





\_\_\_\_\_




Figure 12



# general function

The TLV5638 is a dual 12-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) is given by:

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).



# **TLV5638** 2.7 V TO 5.5 V LOW POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SLAS225A – JUNE 1999 – REVISED JANUARY 2000

# **APPLICATION INFORMATION**

#### serial interface

A falling edge of CS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or CS rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 13 shows examples of how to connect the TLV5638 to TMS320, SPI™, and Microwire™.

TMS320	TLV5638	SPI	TLV5638	Microwire	TLV5638
DSP FSX	<u>CS</u>	I/O		1/0	<u>CS</u>
DX	DIN	MOSI	DIN	so	DIN
CLKX	SCLK	SCK	SCLK	SK –	SCLK

#### Figure 13. Three-Wire Interface

Notes on SPI<sup>TM</sup> and Microwire<sup>TM</sup>: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to FS. If the word width is 8 bits (SPI™ and Microwire™), two write operations must be performed to program the TLV5638. After the write operation(s), the holding registers or the control register are updated automatically on the 16<sup>th</sup> positive clock edge.

#### serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 (t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5638 has to be considered, too.



# **APPLICATION INFORMATION**

# data format

The 16-bit data word for the TLV5638 consists of two parts:

- Program bits (D15..D12)
- New data (D11..D0)

D15	D14	D13	D12	D11	D10	D9	D8									
R1	SPD	PWR	R0		12 Data bits											
S	PD: Sp	eed coi	ntrol bit	1 –	$1 \rightarrow \text{fast mode}$ $0 \rightarrow \text{slow mode}$											

 $0 \rightarrow normal operation$ 

SPD: Speed control bit  $1 \rightarrow$  fast mode PWR: Power control bit  $1 \rightarrow$  power down

The following table lists the possible combination of the register select bits:

#### register select bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Write data to control register

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

#### data bits: DAC A, DAC B and BUFFER

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					New DA	C Value					

If control is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:

#### data bits: CONTROL

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	REF1	REF0

X: don't care

REF1 and REF0 determine the reference source and, if internal reference is selected, the reference voltage.

#### reference bits

REF1	REF0	REFERENCE
0	0	External
0	1	1.024 V
1	0	2.048 V
1	1	External

CAUTION:

If external reference voltage is applied to the REF pin, external reference MUST be selected.



SLAS225A – JUNE 1999 – REVISED JANUARY 2000

# **APPLICATION INFORMATION**

#### Examples of operation:

- Set DAC A output, select fast mode, select internal reference at 2.048 V:
  - 1. Set reference voltage to 2.048 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0

2. Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0					Nev	V DAC A	output va	alue				

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- Set DAC B output, select fast mode, select external reference:
  - 3. Select external reference (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0

#### 4. Write new DAC B value to BUFFER and update DAC B output:

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Γ	0	1	0	0				New E	BUFFER	content a	ind DAC	B output	value			

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode, select internal reference at 1.024 V:
  - 1. Set reference voltage to 1.024 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1

### 2. Write data for DAC B to BUFFER:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	New DAC B value											

3. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	New DAC A value											



# **APPLICATION INFORMATION**

# Examples of operation: (continued)

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

Set power-down mode:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

X = Don't care

#### linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.




Figure 14. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.



SLAS225A – JUNE 1999 – REVISED JANUARY 2000

#### **APPLICATION INFORMATION**

#### definitions of specifications and terminology

#### integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

#### differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

#### zero-scale error (E<sub>ZS</sub>)

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

#### gain error (E<sub>G</sub>)

Gain error is the error in slope of the DAC transfer function.

#### total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

#### signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

#### spurious free dynamic range (SFDR)


Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.



# **MECHANICAL DATA**

#### PLASTIC SMALL-OUTLINE PACKAGE

# D (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012



**MECHANICAL INFORMATION** 

#### LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.


- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



JG (R-GDIP-T8)

### **MECHANICAL INFORMATION**

#### **CERAMIC DUAL-IN-LINE PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated