

TL16C2552

SLWS163A-SEPTEMBER 2005-REVISED JUNE 2006

## 1.8-V to 5-V DUAL UART WITH 16-BYTE FIFOS

#### **FEATURES**

- Programmable Auto-RTS and Auto-CTS
- In Auto-CTS Mode, CTS Controls the Transmitter
- In Auto-RTS Mode, RCV FIFO Contents, and Threshold Control RTS
- Serial and Modem Control Outputs Drive a RJ11 Cable Directly When Equipment is on the Same Power Drop
- Capable of Running With All Existing TL16C450 Software
- After Reset, All Registers Are Identical to the TL16C450 Register Set
- Up to 24-MHz Clock Rate for up to 1.5-Mbaud Operation With V<sub>CC</sub> = 5 V
- Up to 20-MHz Clock Rate for up to 1.25-Mbaud Operation With V<sub>CC</sub> = 3.3 V
- Up to 16-MHz Clock Rate for up to 1-Mbaud
   Operation With V<sub>CC</sub> = 2.5 V
- Up to 10-MHz Clock Rate for up to 625-kbaud
   Operation With V<sub>CC</sub> = 1.8 V
- In the TL16C450 Mode, Hold and Shift Registers Eliminate the Need for Precise Synchronization Between the CPU and Serial Data
- Programmable Baud Rate Generator Allows
   Division of Any Input Reference Clock by 1 to
   (2<sup>16</sup> 1) and Generates an Internal 16 x Clock
- Standard Asynchronous Communication Bits (Start, Stop, and Parity) Added to or Deleted From the Serial Data Stream
- 5-V, 3.3-V, 2.5-V, and 1.8 V Operation
- Independent Receiver Clock Input
- Transmit, Receive, Line Status, and Data Set Interrupts Independently Controlled
- Fully Programmable Serial Interface
  Characteristics:
  - 5-, 6-, 7-, or 8-Bit Characters
  - Even-, Odd-, or No-Parity Bit Generation and Detection
  - 1-, 1 ½-, or 2-Stop Bit Generation
  - Baud Generation (dc to 1 Mbit/s)

- False-Start Bit Detection
- Complete Status Reporting Capabilities
- 3-State Output TTL Drive Capabilities for Bidirectional Data Bus and Control Bus
- Line Break Generation and Detection
- Internal Diagnostic Capabilities:
  - Loopback Controls for Communications
     Link Fault Isolation
  - Break, Parity, Overrun, and Framing Error Simulation
- Fully Prioritized Interrupt System Controls
- Modem Control Functions (CTS, RTS, DSR, DTR, RI, and DCD)
- Available in 44-Pin PLCC (FN) or 32-Pin QFN (RHB) Packages
- Each UART's Internal Register Set May Be Written Concurrently to Save Setup Time
- Multi-Function Output (MF) Allows Users to Select Among Several Functions, Saving Package Pins

#### APPLICATIONS

- Point-of-Sale Terminals
- Gaming Terminals
- Portable Applications
- Router Control
- Cellular Data
- Factory Automation

## **DESCRIPTION**

The TL16C2552 is a dual universal asynchronous receiver and transmitter (UART). It incorporates the functionality of two TL16C550D UARTs, each UART having its own register set and FIFOs. The two UARTs share only the data bus interface and clock source, otherwise they operate independently. UART the Another name for function Asynchronous Communications Element (ACE), and these terms will be used interchangeably. The bulk of this document describes the behavior of each ACE, with the understanding that two such devices are incorporated into the TL16C2552.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Each ACE is a speed and voltage range upgrade of the TL16C550C, which in turn is a functional upgrade of the TL16C450. Functionally equivalent to the TL16C450 on power up or reset (single character or TL16C450 mode), each ACE can be placed in an alternate FIFO mode. This relieves the CPU of excessive software overhead by buffering received and to be transmitted characters. Each receiver and transmitter store up to 16 bytes in their respective FIFOs, with the receive FIFO including three additional bits per byte for error status. In the FIFO mode, a selectable autoflow control feature can significantly reduce software overload and increase system efficiency by automatically controlling serial data flow using handshakes between the RTS output and CTS input, thus eliminating overruns in the receive FIFO.


Each ACE performs serial-to-parallel conversions on data received from a peripheral device or modem and stores the parallel data in its receive buffer or FIFO, and each ACE performs parallel-to-serial conversions on data sent from its CPU after storing the parallel data in its transmit buffer or FIFO. The CPU can read the status of either ACE at any time. Each ACE includes complete modem control capability and a processor interrupt system that can be tailored to the application.

Each ACE includes a programmable baud rate generator capable of dividing a reference clock with divisors of from 1 to 65535, thus producing a 16x internal reference clock for the transmitter and receiver logic. Each ACE accommodates up to a 1.5-Mbaud serial data rate (24-MHz input clock). As a reference point, that speed would generate a 667-ns bit time and a 6.7-µs character time (for 8,N,1 serial data), with the internal clock running at 24 MHz.

Each ACE has a TXRDY and RXRDY output that can be used to interface to a DMA controller.



RHB PACKAGE (TOP VIEW)




NC - No internal connection

NOTE: The 32-pin RHB package does not provide access to  $\overline{DSRA}$ ,  $\overline{DSRB}$ ,  $\overline{RIA}$ ,  $\overline{RIB}$ ,  $\overline{CDA}$ ,  $\overline{CDB}$  inputs and  $\overline{MFA}$ ,  $\overline{MFB}$ ,  $\overline{DTRA}$ ,  $\overline{DTRB}$ ,  $\overline{TXRDYA}$ ,  $\overline{TXRDYB}$  outputs.



## TL16C2552 Block Diagram



A.  $\overline{\text{MF}}$  output allows selection of  $\overline{\text{OP}}$ ,  $\overline{\text{BAUDOUT}}$ , or  $\overline{\text{RXRDY}}$  per channel.

## **DEVICE INFORMATION**

## **TERMINAL FUNCTIONS**

Т	ERMINAL	•	1/0	DECORIDATION				
NAME	FN NO.	RHB NO.	I/O	DESCRIPTION				
A0	10	3	I	Address 0 select bit. Internal registers address selection				
A1	14	6	I	Address 1 select bit. Internal registers address selection				
A2	15	7	I	Address 2 select bit. Internal registers address selection				
CDA, CDB	42, 30	-	I	Carrier detect (active low). These inputs are associated with individual UART channels A and B. A low on these pins indicates that a carrier has been detected by the modem for that channel. The state of these inputs is reflected in the modem status register (MSR).				
CHSEL	16	8	I	Channel select. UART channel A or B is selected by the state of this pin when $\overline{CS}$ is a logic 0. A logic 0 on the CHSEL selects the UART channel B while a logic 1 selects UART channel A. CHSEL could just be an address line from the user CPU such as A3. Bit 0 of the alternate function register (AFR) can temporarily override CHSEL function, allowing the user to write to both channel register simultaneously with one write cycle when $\overline{CS}$ is low. It is especially useful during the initialization routine.				
CS	18	10	I	UART chip select (active low). This pin selects channel A or B in accordance with the state of the CHSEL pin. This allows data to be transferred between the user CPU and the 2552.				
CTSA, CTSB	40, 28	25, 17	I	Clear to send (active low). These inputs are associated with individual UART channels A and B. A logic low on the CTS pins indicates the modem or data set is ready to accept transmit data from the 2552. Status can be tested by reading MSR bit 4. These pins only affect the transmit and receive operations when auto CTS function is enabled through the enhanced feature register (EFR) bit 7, for hardware flow control operation.				



# DEVICE INFORMATION (continued) TERMINAL FUNCTIONS (continued)

				TERMINAL FUNCTIONS (continued)
Т	ERMINAL	•	1/0	DESCRIPTION
NAME	FN NO.	RHB NO.	1/0	DESCRIPTION
D0-D4	2 - 6	27 - 31		Data bus (bidirectional). These pins are the eight bit, 3-state data bus for transferring
D5-D7	7 - 9	32, 1, 2	I/O	information to or from the controlling CPU. D0 is the least significant bit and the first data bit in a transmit or receive serial data stream.
DSRA, DSRB	41, 29	-	I	Data set ready (active low). These inputs are associated with individual UART channels A and B. A logic low on these pins indicates the modem or data set is powered on and is ready for data exchange with the UART. The state of these inputs is reflected in the modem status register (MSR).
DTRA, DTRB	37, 27	ı	0	Data terminal ready (active low). These outputs are associated with individual UART channels A and B. A logic low on these pins indicates that theTLI16C2552 is powered on and ready. These pins can be controlled through the modem control register. Writing a 1 to MCR bit 0 sets the $\overline{\text{DTR}}$ output to low, enabling the modem. The output of these pins is high after writing a 0 to MCR bit 0, or after a reset.
GND	12, 22	20		Signal and power ground.
INTA, INTB	34, 17	21, 9	0	Interrupt A and B (active high). These pins provide individual channel interrupts, INT A and B. INT A and B are enabled when MCR bit 3 is set to a logic 1, interrupt sources are enabled in the interrupt enable register (IER). Interrupt conditions include: receiver errors, available receiver buffer data, available transmit buffer space or when a modem status flag is detected. INTA-B are in the high-impedance state after reset.
ĪŌR	24	14	I	Read input (active low strobe). A high to low transition on $\overline{\text{IOR}}$ will load the contents of an internal register defined by address bits A0-A2 onto the TL16C2552 data bus (D0-D7) for access by an external CPU.
ĪOW	20	11	1	Write input (active low strobe). A low to high transition on $\overline{\text{IOW}}$ will transfer the contents of the data bus (D0-D7) from the external CPU to an internal register that is defined by address bits A0-A2 and $\overline{\text{CSB}}$ and $\overline{\text{CSB}}$
NC	-	18, 19		No internal connection
MFA, MFB	35, 19	I	0	<ul> <li>Multi-function output. This output pin can function as the OP, BAUDOUT, or RXRDY pin. One of these output signal functions can be selected by the user programmable bits 1-2 of the alternate function register (AFR). These signal functions are described as follows:</li> <li>1. OP - When OP (active low) is selected, the MF pin is a logic 0 when MCR bit 3 is set to a logic 1 (see MCR bit 3). MCR bit 3 defaults to a logic 1 condition after a reset or power-up.</li> <li>2. BAUDOUT - When BAUDOUT function is selected, the 16x baud rate clock output is available at this pin.</li> <li>3. RXRDY - RXRDY (active low) is intended for monitoring DMA data transfers. If it is not used, leave it unconnected.</li> </ul>
RESET	21	12	I	Reset. RESET will reset the internal registers and all the outputs. The UART transmitter output and the receiver input will be disabled during reset time. See TL16C2552 external reset conditions for initialization details. RESET is an active-high input.
RIA, RIB	43, 31	-	I	Ring indicator (active low). These inputs are associated with individual UART channels A and B. A logic low on these pins indicates the modem has received a ringing signal from the telephone line. A low to high transition on these input pins generates a modem status interrupt, if enabled. The state of these inputs is reflected in the modem status register (MSR)
RTSA, RTSB	36, 23	22, 13	0	Request to send (active low). These outputs are associated with individual UART channels A and B. A low on the RTS pin indicates the transmitter has data ready and waiting to send. Writing a 1 in the modem control register (MCR bit 1) sets these pins to low, indicating data is available. After a reset, these pins are set to high. These pins only affects the transmit and receive operation when auto RTS function is enabled through the enhanced feature register (EFR) bit 6, for hardware flow control operation.
RXA, RXB	39, 25	24, 15	I	Receive data input. These inputs are associated with individual serial channel data to the 2552. During the local loopback mode, these RX input pins are disabled and TX data is internally connected to the UART RX input internally.
TXA, TXB	38, 26	23, 16	0	Transmit data. These outputs are associated with individual serial transmit channel data from the 2552. During the local loopback mode, the TX input pin is disabled and TX data is internally connected to the UART RX input.
TXRDYA, TXRDYB	1, 32	_	0	Transmit ready (active low). TXRDY A and B go low when there are at least a trigger level numbers of spaces available. They go high when the TX buffer is full.
$V_{CC}$	33, 44	26	I	Power supply inputs.



## **DEVICE INFORMATION (continued)**

#### **TERMINAL FUNCTIONS (continued)**

Т	TERMINAL		I/O	DESCRIPTION			
NAME	FN NO.	RHB NO.	1/0	DESCRIPTION			
XTAL1	11	4	I	Crystal or external clock input. XTAL1 functions as a crystal input or as an external clock input. A crystal can be connected between XTAL1 and XTAL2 to form an internal oscillator circuit (see Figure 5). Alternatively, an external clock can be connected to XTAL1 to provide custom data rates.			
XTAL2	13	5	0	Output of the crystal oscillator or buffered clock. See also XTAL1. XTAL2 is used as a crystal oscillator output or buffered a clock output.			

#### **Detailed Description**

#### **Autoflow Control (see Figure 1)**

Autoflow control is comprised of auto-\overline{CTS} and auto-\overline{RTS}. With auto-\overline{CTS} input must be active before the transmitter FIFO can emit data. With auto-\overline{RTS}, \overline{RTS} becomes active when the receiver needs more data and notifies the sending serial device. When \overline{RTS} is connected to \overline{CTS}, data transmission does not occur unless the receiver FIFO has space for the data; thus, overrun errors are eliminated using ACE1 and ACE2 from a TLC16C2552 with the autoflow control enabled. If not, overrun errors occur when the transmit data rate exceeds the receiver FIFO read latency.




Figure 1. Autoflow Control (Auto-RTS and Auto-CTS) Example

#### Auto-RTS (See Figure 2 and Figure 3)

Auto-RTS data flow control originates in the receiver timing and control block (see functional block diagram) and is linked to the programmed receiver FIFO trigger level. When the receiver FIFO level reaches a trigger level of 1, 4, or 8 (see Figure 3), RTS is deasserted. With trigger levels of 1, 4, and 8, the sending ACE may send an additional byte after the trigger level is reached (assuming the sending ACE has another byte to send) because it may not recognize the deassertion of RTS until after it has begun sending the additional byte. RTS is automatically reasserted once the RCV FIFO is emptied by reading the receiver buffer register.

When the trigger level is 14 (see Figure 5), RTS is deasserted after the first data bit of the 16th character is present on the RX line. RTS is reasserted when the RCV FIFO has at least one available byte space.

## Auto-CTS (See Figure 2)

The transmitter circuitry checks  $\overline{\text{CTS}}$  before sending the next data byte. When  $\overline{\text{CTS}}$  is active, it sends the next byte. To stop the transmitter from sending the following byte,  $\overline{\text{CTS}}$  must be released before the middle of the last stop bit that is currently being sent (see Figure 2). The auto- $\overline{\text{CTS}}$  function reduces interrupts to the host system. When flow control is enabled,  $\overline{\text{CTS}}$  level changes do not trigger host interrupts because the device automatically controls its own transmitter. Without auto- $\overline{\text{CTS}}$ , the transmitter sends any data present in the transmit FIFO and a receiver overrun error may result.

## **Enabling Autoflow Control and Auto-CTS**

Autoflow control is enabled by setting modem control register bits 5 (autoflow enable or AFE) and 1 (RTS) to a 1. Autoflow incorporates both auto-RTS and auto-CTS. When only auto-CTS is desired, bit 1 in the modem control register should be cleared (this assumes that a control signal is driving CTS).

## Auto-CTS and Auto-RTS Functional Timing




Figure 2. CTS Functional Timing Waveforms




Figure 3. RTS Functional Timing Waveforms, RCV FIFO Trigger Level = 1, 4, or 8 Bytes





Figure 4. RTS Functional Timing Waveforms, RCV FIFO Trigger Level = 14 Bytes





A. Pin numbers shown are for 44-pin PLCC FN package.

Figure 5. Functional Block Diagram



## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	UNIT
Supply voltage range, V <sub>CC</sub> <sup>(2)</sup>	-0.5 V to 7 V
Input voltage range at any input, V <sub>I</sub>	-0.5 V to 7 V
Output voltage range, V <sub>O</sub>	-0.5 V to 7 V
Operating free-air temperature, T <sub>A</sub> , TL16C2552	0°C to 70°C
Operating free-air temperature, T <sub>A</sub> , TL16C2552I	-40°C to 85°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

1.8 V ±10	0%	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	1.62	1.8	1.98	V
VI	Input voltage	0		$V_{CC}$	V
V <sub>IH</sub>	High-level input voltage	1.4		1.98	V
V <sub>IL</sub>	Low-level input voltage	-0.3		0.4	V
Vo	Output voltage	0		$V_{CC}$	V
I <sub>OH</sub>	High-level output current (all outputs)			0.5	mA
I <sub>OL</sub>	Low-level output current (all outputs)			1	mA
	Oscillator/clock speed			10	MHz

2.5 V ±10	0%	MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	2.25	2.5	2.75	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	1.8		2.75	V
V <sub>IL</sub>	Low-level input voltage	-0.3		0.6	V
Vo	Output voltage	0		V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current (all outputs)			1	mA
I <sub>OL</sub>	Low-level output current (all outputs)			2	mA
	Oscillator/clock speed			16	MHz

3.3 V ±10	9%	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
VI	Input voltage	0		V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	0.7V <sub>CC</sub>			V
V <sub>IL</sub>	Low-level input voltage			0.3V <sub>CC</sub>	V
Vo	Output voltage	0		V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current (all outputs)			1.8	mA
I <sub>OL</sub>	Low-level output current (all outputs)			3.2	mA
	Oscillator/clock speed			20	MHz

5 V ±10%		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V
VI	Input voltage	0		$V_{CC}$	V

<sup>(2)</sup> All voltage values are with respect to V<sub>SS</sub>.



## **RECOMMENDED OPERATING CONDITIONS (continued)**

over operating free-air temperature range (unless otherwise noted)

5 V ±10%	6		MIN	NOM	MAX	UNIT
V <sub>IH</sub>	High-level input voltage	All except XTAL1, XTAL2	2			V
		XTAL1, XTAL2	0.7V <sub>CC</sub>			
$V_{IL}$	Low-level input voltage	All except XTAL1, XTAL2			0.8	V
		XTAL1, XTAL2			0.3V <sub>CC</sub>	
Vo	Output voltage		0		V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current (a	Il outputs)			4	mA
I <sub>OL</sub>	Low-level output current (a	I outputs)			4	mA
	Oscillator/clock speed				24	MHz

## **ELECTRICAL CHARACTERISTICS**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	1.8 V Nominal					
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage <sup>(2)</sup>	I <sub>OH</sub> = -0.5 mA	1.3			V
$V_{OL}$	Low-level output voltage (2)	I <sub>OL</sub> = 1 mA			0.5	V
I <sub>I</sub>	Input current	$V_{CC}$ = 1.98 V, $V_{SS}$ = 0, $V_{I}$ = 0 to 1.98 V, All other terminals floating			10	μA
I <sub>OZ</sub>	High-impedance-state output current	$V_{CC}$ = 1.98 V, $V_{SS}$ = 0, $V_{I}$ = 0 to 1.98 V, Chip selected in write mode or chip deselected			±20	μA
I <sub>CC</sub>	Supply current	$\rm V_{CC}=1.98~V,~T_A=0^{\circ}C,~RXA,~RXB,~DSRA,~DSRB,~CDA,~CDB,~CTSA,~CTSB,~RIA,~and~RIB~at~1.4~V,~All~other~inputs~at~0.4~V,~XTAL1~at~10~MHz,~No~load~on~outputs$			1.5	mA
C <sub>i(CL</sub>	Clock input impedance			15	20	pF
C <sub>O(C</sub>	Clock output impedance	$V_{CC} = 0$ , $V_{SS} = 0$ , $f = 1$ MHz, $T_A = 25$ °C, All other terminals grounded		20	30	pF
Cı	Input impedance	i i		6	10	pF
Co	Output impedance			10	20	pF

<sup>(1)</sup> All typical values are at  $V_{CC} = 1.8 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

## **ELECTRICAL CHARACTERISTICS**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	2.5 V Nominal					
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage <sup>(2)</sup>	I <sub>OH</sub> = -1 mA	1.8			V
V <sub>OL</sub>	Low-level output voltage <sup>(2)</sup>	I <sub>OL</sub> = 2 mA			0.5	V
I <sub>I</sub>	Input current	$V_{CC}$ = 2.75 V, $V_{SS}$ = 0, $V_{I}$ = 0 to 2.75 V, All other terminals floating			10	μΑ
l <sub>OZ</sub>	High-impedance-state output current	$V_{CC}$ = 2.75 V, $V_{SS}$ = 0, $V_{I}$ = 0 to 2.75 V, Chip selected in write mode or chip deselected			±20	μΑ
I <sub>cc</sub>	Supply current	$V_{\rm CC}$ = 2.75 V, $T_{\rm A}$ = 0°C, RXA, RXB, DSRA, DSRB, CDA, CDB, CTSA, CTSB, RIA, and RIB at 1.8 V, All other inputs at 0.6 V, XTAL1 at 16 MHz, No load on outputs			2.5	mA

- (1) All typical values are at  $V_{CC}$  = 2.5 V and  $T_A$  = 25°C. (2) These parameters apply for all outputs except XTAL2.

<sup>(2)</sup> These parameters apply for all outputs except XTAL2.



## **ELECTRICAL CHARACTERISTICS (continued)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	2.5 V Nominal					
PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
C <sub>i(CLK)</sub>	Clock input impedance			15	20	pF
C <sub>O(CLK)</sub>	Clock output impedance	$V_{CC} = 0$ , $V_{SS} = 0$ , $f = 1$ MHz,		20	30	pF
Cı	Input impedance	T <sub>A</sub> = 25°C, All other terminals grounded		6	10	pF
Co	Output impedance			10	20	pF

## **ELECTRICAL CHARACTERISTICS**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	3.3 V Nominal					
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage (2)	I <sub>OH</sub> = -1.8 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage <sup>(2)</sup>	I <sub>OL</sub> = 3.2 mA			0.5	V
II	Input current	$V_{CC}$ = 3.6 V, $V_{SS}$ = 0, $V_{I}$ = 0 to 3.6 V, All other terminals floating			10	μΑ
I <sub>OZ</sub>	High-impedance-state output current	$V_{CC}$ = 3.6 V, $V_{SS}$ = 0, $V_{I}$ = 0 to 3.6 V, Chip selected in write mode or chip deselected			±20	μΑ
I <sub>CC</sub>	Supply current	$\begin{array}{c} V_{CC}=3.6~V,T_A=0^{\circ}\text{C, RXA, RXB, DSRA, DSRB, CDA,}\\ \text{CDB, CTSA, CTSB, RIA, and RIB at 2 V, All other inputs}\\ \text{at 0.8 V, XTAL1 at 20 MHz, No load on outputs} \end{array}$			4	mA
C <sub>i(CLK)</sub>	Clock input impedance			15	20	pF
C <sub>O(CLK)</sub>	Clock output impedance	$V_{CC} = 0, V_{SS} = 0, f = 1 \text{ MHz},$		20	30	рF
C <sub>I</sub>	Input impedance	T <sub>A</sub> = 25°C, All other terminals grounded		6	10	pF
Co	Output impedance			10	20	pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V and  $T_A$  = 25°C. (2) These parameters apply for all outputs except XTAL2.



#### **ELECTRICAL CHARACTERISTICS**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	5 V Nominal					
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage <sup>(2)</sup>	I <sub>OH</sub> = -4 mA	4			V
$V_{OL}$	Low-level output voltage <sup>(2)</sup>	I <sub>OL</sub> = 4 mA			0.4	V
I <sub>I</sub>	Input current	$V_{CC}$ = 5.5 V, $V_{SS}$ = 0, $V_{I}$ = 0 to 5.5 V, All other terminals floating			10	μΑ
I <sub>OZ</sub>	High-impedance-state output current	$V_{CC}$ = 5.5 V, $V_{SS}$ = 0, $V_{I}$ = 0 to 5.5 V, Chip selected in write mode or chip deselected			±20	μΑ
I <sub>CC</sub>	Supply current	$\rm V_{CC}=5.5~V,T_A=0^{\circ}\rm C,RXA,RXB,DSRA,DSRB,CDA,CDB,CTSA,CTSB,RIA,andRIBat2~V,All$ other inputs at 0.8 V, XTAL1 at 24 MHz, No load on outputs			7.5	mA
C <sub>i(CLK)</sub>	Clock input impedance			15	20	pF
C <sub>O(CLK)</sub>	Clock output impedance	$V_{CC} = 0, V_{SS} = 0, f = 1 \text{ MHz},$		20	30	pF
Cı	Input impedance	T <sub>A</sub> = 25°C, All other terminals grounded		6	10	pF
Co	Output impedance			10	20	pF

## **TIMING REQUIREMENTS**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

								LIM	ITS				
	PARAMETER	ALT. SYMBOL	FIGURE	TEST CONDITIONS	1.8	V	2.5	V	3.3	V	5	٧	UNIT
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w8</sub>	Pulse duration, RESET	t <sub>RESET</sub>			1		1		1		1		μs
t <sub>w1</sub>	Pulse duration, clock high	t <sub>XH</sub>	6		40		25		20		18		ns
t <sub>w2</sub>	Pulse duration, clock low	t <sub>XL</sub>	b		40		23		20		10		115
t <sub>cR</sub>	Cycle time, read (t <sub>w7</sub> + t <sub>d8</sub> + t <sub>h7</sub> )	RC	8		115		80		62		57		ns
t <sub>cW</sub>	Cycle time, write (t <sub>w6</sub> + t <sub>d5</sub> + t <sub>h4</sub> )	WC	7		115		80		62		57		ns
t <sub>w6</sub>	Pulse duration, <del>IOW</del> or <del>CS</del>	t <sub>IOW</sub>	7		80		55		45		40		ns
t <sub>w7</sub>	Pulse duration, IOR or CS	t <sub>IOR</sub>	8		80		55		45		40		ns
t <sub>SU3</sub>	Setup time, data valid before <del>IOW</del> ↑ or <del>CS</del> ↑	t <sub>DS</sub>	7		25		20		15		15		ns
t <sub>h4</sub>	Hold time, address valid after <del>IOW</del> ↑ or <del>CS</del> ↑	t <sub>WA</sub>	7		20		15		10		10		ns
t <sub>h5</sub>	Hold time, data valid after <del>IOW</del> ↑ or <del>CS</del> ↑	t <sub>DH</sub>	7		15		10		5		5		ns
t <sub>h7</sub>	Hold time, data valid after TOR↑ or CS↑	t <sub>RA</sub>	8		20		15		10		10		ns
t <sub>d5</sub>	Delay time, address valid before <del>IOW</del> or <del>CS</del> ↓	t <sub>AW</sub>	7		15		10		7		7		ns
t <sub>d8</sub>	Delay time, address valid to <del>IOR</del> ↓ or <del>CS</del> ↓	t <sub>AR</sub>	8		15		10		7		7		ns
t <sub>d10</sub>	Delay time, <del>IOR</del> ↓ or <del>CS</del> ↓ to data valid	t <sub>RVD</sub>	8	C <sub>L</sub> = 30 pF		55		35		25		20	ns
t <sub>d11</sub>	Delay time, <del>IOR</del> ↑ or <del>CS</del> ↑ to floating data	t <sub>HZ</sub>	8	C <sub>L</sub> = 30 pF		40		30		20		20	ns
t <sub>d12</sub>	Write cycle to write cycle delay		7			100		75		60		50	ns
t <sub>d13</sub>	Read cycle to read cycle delay		8			100		75		60		50	ns

## **BAUD GENERATOR SWITCHING CHARACTERISTICS**

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 30 \text{ pF}$  (for FN package only)

					LIMITS							
PARAMETER		ALT. SYMBOL	FIGURE	TEST	1.8 V	2.5 V	3.3 V	5 V	UNIT			
		01202		331121113113	MIN MAX	MIN MAX	MIN MAX	MIN MAX				
t <sub>w3</sub>	Pulse duration, BAUDOUT low	t <sub>LW</sub>	6	CLK ÷ 2	80	50	42	35	ns			
t <sub>w4</sub>	Pulse duration, BAUDOUT high	t <sub>HW</sub>	6	CLK ÷ 2	80	50	42	35	ns			
t <sub>d1</sub>	Delay time, XIN↑ to BAUDOUT↑	t <sub>BLD</sub>	6		55	40	30	25	ns			
t <sub>d2</sub>	Delay time, XIN↑↓ to BAUDOUT↓	t <sub>BHD</sub>	6		55	40	30	25	ns			

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C. (2) These parameters apply for all outputs except XTAL2.



### RECEIVER SWITCHING CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)

						LIM	IITS		
	PARAMETER	ALT. SYMBOL	FIGURE	TEST CONDITIONS	1.8 V	2.5 V	3.3 V	5 V	UNIT
					MIN MAX	MIN MAX	MIN MAX	MIN MAX	
t <sub>d12</sub>	Delay time, RCLK to sample	t <sub>SCD</sub>	9		20	15	10	10	ns
t <sub>d13</sub>	Delay time, stop to set INT or read RBR to LSI interrupt or stop to RXRDY↓	t <sub>SINT</sub>	8, 9, 10, 11, 12		1	1	1	1	RCLK cycle
t <sub>d14</sub>	Delay time, read RBR/LSR to reset INT	t <sub>RINT</sub>	8, 9, 10, 11, 12	C <sub>L</sub> = 30 pF	100	90	80	70	ns
t <sub>d26</sub>	Delay time, RCV threshold byte to RTS↑		19	C <sub>L</sub> = 30 pF				2	baudout cycles(2)
t <sub>d27</sub>	Delay time, read of last byte in receive FIFO to RTS↓		19	C <sub>L</sub> = 30 pF				2	baudout cycles
t <sub>d28</sub>	Delay time, first data bit of 16th character to RTS↑		20	C <sub>L</sub> = 30 pF				2	baudout cycles
t <sub>d29</sub>	Delay time, RBRRD low to RTS↓		20	C <sub>L</sub> = 30 pF				2	baudout cycles

<sup>(1)</sup> In the FIFO mode, the read cycle (RC) = 1 baudclock (min) between reads of the receive FIFO and the status registers (interrupt identification register or line status register).

#### TRANSMITTER SWITCHING CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

								LIMI	TS				
	PARAMETER	ALT. SYMBOL	FIGURE	TEST CONDITIONS	1.8	3 V	2.5	5 V	3.3	s V	5	V	UNIT
				00.120.10	MIN MAX		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>d15</sub>	Delay time, initial write to transmit start	t <sub>IRS</sub>	14		8	24	8	24	8	24	8	24	baudout cycles
t <sub>d16</sub>	Delay time, start to INT	t <sub>STI</sub>	14		8	10	8	10	8	10	8	10	baudout cycles
t <sub>d17</sub>	Delay time, IOW (WR THR) to reset INT	t <sub>HR</sub>	14	C <sub>L</sub> = 30 pF		70		60		50		50	ns
t <sub>d18</sub>	Delay time, initial write to INT (THRE(1))	t <sub>SI</sub>	14		16	34	16	34	16	34	16	34	baudout cycles
t <sub>d19</sub>	Delay time, read IOR↑ to reset INT (THRE(1))	t <sub>IR</sub>	14	C <sub>L</sub> = 30 pF		70		50		35		35	ns
t <sub>d20</sub>	Delay time, write to TXRDY inactive	t <sub>WXI</sub>	15, 16	C <sub>L</sub> = 30 pF		60		45		35		35	ns
t <sub>d21</sub>	Delay time, start to TXRDY active	t <sub>SXA</sub>	15, 16	C <sub>L</sub> = 30 pF		9		9		9		9	baudout cycles
t <sub>SU4</sub>	Setup time, CTS↑ before midpoint of stop bit		18		30		20		10		10		ns
t <sub>d25</sub>	Delay time, CTS low to TX↓		18	C <sub>L</sub> = 30 pF		24		24		24		24	baudout cycles

<sup>(1)</sup> THRE = Transmitter Holding Register Empty; IIR = Interrupt Identification Register.

## MODEM CONTROL SWITCHING CHARACTERISTICS


over operating free-air temperature range (unless otherwise noted)

					LIMITS						
PARAMETER		ALT. SYMBOL	FIGURE	IGURE TEST CONDITIONS	1.8 V	2.5 V	3.3 V	5 V	UNIT		
					MIN MAX	MIN MAX	MIN MAX	MIN MAX			
t <sub>d22</sub>	Delay time, WR MCR to output	t <sub>MDO</sub>	17	C <sub>L</sub> = 30 pF	90	70	60	50	ns		
t <sub>d23</sub>	Delay time, modem interrupt to set INT	t <sub>SIM</sub>	17	C <sub>L</sub> = 30 pF	60	50	40	35	ns		
$t_{d24}$	Delay time, RD MSR to reset INT	t <sub>RIM</sub>	17	C <sub>L</sub> = 30 pF	80	60	50	40	ns		

<sup>(2)</sup> A baudout cycle is equal to the period of the input clock divided by the programmed divider in DLL, DLM.



## **Typical Characteristics**







Figure 6.



Supply Current vs




Figure 8.

Figure 9.






Figure 10. Input Clock and Baud Generator Timing Waveforms (For FN Package Only) (When AFR2:1 = 01)




Figure 11. Write Cycle Timing Waveforms






Figure 12. Read Cycle Timing Waveforms




Figure 13. Receiver Timing Waveforms






Figure 14. Receive FIFO First Byte (Sets DR Bit) Waveforms




Figure 15. Receive FIFO Bytes Other Than the First Byte (DR Internal Bit Already Set) Waveforms






Figure 16. Receiver Ready (RXRDY) Waveforms, FCR0 = 0 or FCR0 = 1 and FCR3 = 0 (Mode 0)




Figure 17. Receiver Ready (RXRDY) Waveforms, FCR0 = 1 and FCR3 = 1 (Mode 1)




Figure 18. Transmitter Timing Waveforms






Figure 19. Transmitter Ready (TXRDY) Waveforms, FCR0 = 0 or FCR0 = 1 and FCR3 = 0 (Mode 0)




Figure 20. Transmitter Ready (TXRDY) Waveforms, FCR0 = 1 and FCR3 = 1 (Mode 1)




Figure 21. Modem Control Timing Waveforms






Figure 22. CTS and TX Autoflow Control Timing (Start and Stop) Waveforms




Figure 23. Auto-RTS Timing for RCV Threshold of 1, 4, or 8 Waveforms




Figure 24. Auto-RTS Timing for RCV Threshold of 14 Waveforms



#### **APPLICATION INFORMATION**





Figure 25. Basic TL16C2552 Configuration



## **APPLICATION INFORMATION (continued)**



A. Pin numbers shown are for 44-pin PLCC FN package.

Figure 26. Typical TL16C2552 Connection



## PRINCIPLES OF OPERATION

## **Register Selection**

**Table 1. Register Selection** 

DLAB <sup>(1)</sup>	A2	A1	A0	REGISTER	
0	L	L	L	Receiver buffer (read), transmitter holding register (write)	
0	L	L	Н	Interrupt enable register	
0	L	Н	L	Interrupt identification register (read only)	
0	L	Н	L	FIFO control register (write)	
X	L	Н	Н	Line control register	
X	Н	L	L	Modem control register	
Х	Н	L	Н	Line status register	
Х	Н	Н	L	Modem status register	
X	Н	Н	Н	Scratch register	
1	L	L	L	Divisor latch (LSB)	
1	L	L	Н	Divisor latch (MSB)	
1	L	Н	L	Alternate function register (AFR)	

<sup>(1)</sup> The divisor latch access bit (DLAB) is the most significant bit of the line control register. The DLAB signal is controlled by writing to this bit location (see Table 4).

## **Table 2. ACE Reset Functions**

REGISTER/SIGNAL	RESET CONTROL	RESET STATE
Interrupt enable register	Master reset	All bits cleared (0 - 3 forced and 4 - 7 permanent)
Interrupt identification register	Master reset	Bit 0 is set, bits 1, 2, 3, 6, and 7 are cleared, and bits 4 - 5 are permanently cleared
FIFO control register	Master reset	All bits cleared
Line control register	Master reset	All bits cleared
Modem control register	Master reset	All bits, except bit 3, cleared (6 - 7 permanent), MCR 3 set
Line status register	Master reset	Bits 5 and 6 are set; all other bits are cleared
Modem status register	Master reset	Bits 0 - 3 are cleared; bits 4 - 7 are input signals
TX	Master reset	High
INT	Master reset MCR3	Output buffer enabled
Interrupt condition (receiver error flag)	Read LSR/MR	Low
Interrupt condition (received data available)	Read RBR/MR	Low
Interrupt condition (transmitter holding register empty)	Read IR/write THR/MR	Low
Interrupt condition (modem status changes)	Read MSR/MR	Low
<del>OP</del>	Master reset	Low
RTS	Master reset	High
DTR	Master reset	High
Scratch register	Master reset	No effect
Divisor latch (LSB and MSB) registers	Master reset	No effect
Receiver buffer register	Master reset	No effect
Transmitter holding register	Master reset	No effect
RCVR FIFO	MR/FCR1 - FCR0/DFCR0	All bits cleared
XMIT FIFO	MR/FCR2 - FCR0/DFCR0	All bits cleared
Alternate function register (AFR)	Master reset	All bits cleared



#### Accessible Registers

The system programmer, using the CPU, has access to and control over any of the ACE registers that are summarized in Table 2. These registers control ACE operations, receive data, and transmit data. Descriptions of these registers follow Table 3.

REGISTER ADDRESS BIT NO. DIAB = 0DIAB = 10 0 2 2 4 5 0 2 FIFO Line Divisor Receiver Transmitte Interrupt Interrupt Line Modem Modem Scratch Divisor Alternate Buffer Holding Control Control Control Status Ident Status Register Function (MSB) Register Register Register .Register Register Register Register Register Register (LSB) Register (Write (Read (Write (Read Only) Only) Only) RBR THR IER IIR FCR LCR MCR LSR MSR SCR DLL DLM AFR 0 Data Bit Data Bit 0 Enable 0 if FIFO Word Data Data Delta Clear Bit 0 Bit 0 Bit 8 Concurrent Received Interrupt Enable Terminal Ready to Send Write Length Ready Data Pending Select Bit 0 (DR) (ACTS) Available (DTR) (WLS0) Interrupt (ERBI) Request to Data Bit 1 Data Bit 1 Enable Interrupt ID Word Overrun Delta Data Bit 1 Bit 1 Bit 9 BAUDOUT 1 Length Select Bit 1 Error (OE) Transmitter Bit 1 FIFO Send Set Ready Select (RTS) (ADSR) Holding Reset (WLS1) Registe Empty Interrupt (ETBEI) Data Bit 2 Data Bit 2 Enable OUT1 RXRDY 2 Interrupt ID Transmitter Number of Parity Error Trailing Bit 2 Bit 2 Bit 10 Receiver FIFO Stop Bits (PE) Edge Ring Select Line Status Reset (STB) Indicator Interrupt (TERI) (ELSI) Data Bit 3 Data Bit 3 Enable DMA Mode Framing Error (FE) Delta Data Bit 3 Bit 11 0 3 Interrupt ID Bit 3 Modem Bit 3(2) Select Enable Enable, OP Carrier Status (PEN) Control Detect (ΔDCD) Interrupt (EDSSI) 4 Data Bit 4 Data Bit 4 0 0 Reserved Even Parity Loop Break Clear to Rit 4 Rit 4 Bit 12 n Select Interrupt Send (EPS) (BI) (CTS) 5 Data Bit 5 Data Bit 5 0 0 Stick Parity Transmitter Data Set Bit 5 Bit 5 Bit 13 0 Reserved Autoflow Holding Control Register (THRE) Enable (DSR) (AFE) 6 Data Bit 6 Data Bit 6 0 **FIFOs** Transmitter Ring Bit 6 Bit 6 Bit 14 0 Receiver Break 0 Enabled(2) Control Indicato Trigger Empty (TEMŤ) (LSB) (RI) Data Bit 7 Data Bit 7 **FIFOs** Receiver Error in Data Bit 7 Bit 15 0 Enabled(2) Latch **RCVR** Carrier FIFO(2) Access Bit (MSB) Detect (DLAB)

**Table 3. Summary of Accessible Registers** 

## **FIFO Control Register (FCR)**

The FCR is a write-only register at the same location as the IIR, which is a read-only register. The FCR enables and clears the FIFOs, sets the receiver FIFO trigger level, and selects the type of DMA signaling.

- Bit 0: This bit, when set, enables the transmitter and receiver FIFOs. Bit 0 must be set when other FCR bits are written to or they are not programmed. Changing this bit clears the FIFOs.
- Bit 1: This bit, when set, clears all bytes in the receiver FIFO and clears its counter. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.
- Bit 2: This bit, when set, clears all bytes in the transmit FIFO and clears its counter. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.
- Bit 3: When FCR0 is set, setting FCR3 causes RXRDY and TXRDY to change from level 0 to level 1.
- Bits 4 and 5: These two bits are reserved for future use.
- Bits 6 and 7: These two bits set the trigger level for the receiver FIFO interrupt (see Table 4).

<sup>(1)</sup> Bit 0 is the least significant bit. It is the first bit serially transmitted or received.

<sup>(2)</sup> These bits are always 0 in the TL16C450 mode.



#### Table 4. Receiver FIFO Trigger Level

BIT 7	BIT 6	RECEIVER FIFO TRIGGER LEVEL (BYTES)
0	0	01
0	1	04
1	0	08
1	1	14

## **FIFO Interrupt Mode Operation**

When the receiver FIFO and receiver interrupts are enabled (FCR0 = 1, IER0 = 1, IER2 = 1), a receiver interrupt occurs as follows:

- 1. The received data available interrupt is issued to the microprocessor when the FIFO has reached its programmed trigger level. It is cleared when the FIFO drops below its programmed trigger level.
- 2. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt, it is cleared when the FIFO drops below the trigger level.
- 3. The receiver line status interrupt (IIR = 06) has higher priority than the received data available (IIR = 04) interrupt.
- 4. The data ready bit (LSR0) is set when a character is transferred from the shift register to the receiver FIFO. It is cleared when the FIFO is empty.

When the receiver FIFO and receiver interrupts are enabled:

- 1. FIFO time-out interrupt occurs if the following conditions exist:
  - a. At least one character is in the FIFO.
  - b. The most recent serial character was received more than four continuous character times ago (if two stop bits are programmed, the second one is included in this time delay).
  - c. The most recent microprocessor read of the FIFO has occurred more than four continuous character times before. This causes a maximum character received command to interrupt an issued delay of 160 ms at a 300-baud rate with a 12-bit character.
- 2. Character times are calculated by using the RCLK input for a clock signal (makes the delay proportional to the baud rate).
- 3. When a time-out interrupt has occurred, it is cleared and the timer is cleared when the microprocessor reads one character from the receiver FIFO.
- 4. When a time-out interrupt has not occurred, the time-out timer is cleared after a new character is received or after the microprocessor reads the receiver FIFO.

When the transmitter FIFO and THRE interrupt are enabled (FCR0 = 1, IER1 = 1), transmit interrupts occur as follows:

- 1. The transmitter holding register empty interrupt [IIR (3 -0) = 2] occurs when the transmit FIFO is empty. It is cleared [IIR (3 -0) = 1] when the THR is written to (1 to 16 characters may be written to the transmit FIFO while servicing this interrupt) or the IIR is read.
- 2. The transmitter holding register empty interrupt is delayed one character time minus the last stop bit time when there have not been at least two bytes in the transmitter FIFO at the same time since the last time that the FIFO was empty. The first transmitter interrupt after changing FCR0 is immediate if it is enabled.

#### **FIFO Polled Mode Operation**

With FCR0 = 1 (transmitter and receiver FIFOs enabled), clearing IER0, IER1, IER2, IER3, or all four to 0 puts the ACE in the FIFO polled mode of operation. Because the receiver and transmitter are controlled separately, either one or both can be in the polled mode of operation.

In this mode, the user program checks receiver and transmitter status using the LSR. As stated previously:

- LSR0 is set as long as one byte is in the receiver FIFO.
- LSR1 LSR 4 specify which error(s) have occurred. Character error status is handled the same way as when in the interrupt mode; the IIR is not affected since IER2 = 0.
- LSR5 indicates when the THR is empty.
- LSR6 indicates that both the THR and TSR are empty.



LSR7 indicates whether any errors are in the receiver FIFO.

There is no trigger level reached or time-out condition indicated in the FIFO polled mode. However, the receiver and transmitter FIFOs are still fully capable of holding characters.

#### Interrupt Enable Register (IER)

The IER enables each of the five types of interrupts (see Table 5) and enables INTRPT in response to an interrupt generation. The IER can also disable the interrupt system by clearing bits 0 through 3. The contents of this register are summarized in Table 3 and are described in the following bullets.

- Bit 0: When set, this bit enables the received data available interrupt.
- Bit 1: When set, this bit enables the THRE interrupt.
- Bit 2: When set, this bit enables the receiver line status interrupt.
- Bit 3: When set, this bit enables the modern status interrupt.
- Bits 4 through 7: These bits are not used (always cleared).

## **Interrupt Identification Register (IIR)**

The ACE has an on-chip interrupt generation and prioritization capability that permits a flexible interface with the most popular microprocessors.

The ACE provides four prioritized levels of interrupts:

- Priority 1 Receiver line status (highest priority)
- Priority 2 Receiver data ready or receiver character time-out
- Priority 3 Transmitter holding register empty
- Priority 4 Modem status (lowest priority)

When an interrupt is generated, the IIR indicates that an interrupt is pending and encodes the type of interrupt in its three least significant bits (bits 0, 1, and 2). The contents of this register are summarized in Table 3 and described in Table 5. Details on each bit is as follows:

- Bit 0: This bit is used either in a hardwired prioritized or polled interrupt system. When bit 0 is cleared, an interrupt is pending. If bit 0 is set, no interrupt is pending.
- Bits 1 and 2: These two bits identify the highest priority interrupt pending as indicated in Table 3.
- Bit 3: This bit is always cleared in TL16C450 mode. In FIFO mode, bit 3 is set with bit 2 to indicate that a time-out interrupt is pending.
- Bits 4 and 5: These two bits are not used (always cleared).
- Bits 6 and 7: These bits are always cleared in TL16C450 mode. They are set when bit 0 of the FIFO control
  register is set.

**Table 5. Interrupt Control Functions** 

INTER	-	ENTIFIC <i>A</i> STER	ATION	PRIORITY LEVEL			INTERRUPT RESET METHOD
BIT 3	BIT 2	BIT 1	BIT 0				
0	0	0	1	None	None	None	None
0	1	1	0	1	Receiver line status	Overrun error, parity error, framing error, or break interrupt	Read the line status register
0	1	0	0	2	Received data available	Receiver data available in the TL16C450 mode or trigger level reached in the FIFO mode	Read the receiver buffer register
1	1	0	0	2	Character time-out indication	No characters have been removed from or input to the receiver FIFO during the last four character times, and there is at least one character in it during this time	Read the receiver buffer register



#### **Table 5. Interrupt Control Functions (continued)**

INTER	-	RUPT IDENTIFICATION PRIORITY INTERF REGISTER LEVEL		INTERRUPT TYPE	INTERRUPT SOURCE	INTERRUPT RESET METHOD	
BIT 3	BIT 2	BIT 1	BIT 0				
0	0	1	0	3	Transmitter holding register empty	Transmitter holding register empty	Read the interrupt identification register (if source of interrupt) or writing into the transmitter holding register
0	0	0	0	4	Modem status	Clear to send, data set ready, ring indicator, or data carrier detect	Read the modem status register

## **Line Control Register (LCR)**

The system programmer controls the format of the asynchronous data communication exchange through the LCR. In addition, the programmer is able to retrieve, inspect, and modify the contents of the LCR; this eliminates the need for separate storage of the line characteristics in system memory. The contents of this register are summarized in Table 3 and described in the following bulleted list.

• Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. These bits are encoded as shown in Table 6.

Table 6. Serial Character Word Length

BIT 1	BIT 0	WORD LENGTH
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits

• Bit 2: This bit specifies either one, one and one-half, or two stop bits in each transmitted character. When bit 2 is cleared, one stop bit is generated in the data. When bit 2 is set, the number of stop bits generated is dependent on the word length selected with bits 0 and 1. The receiver clocks only the first stop bit regardless of the number of stop bits selected. The number of stop bits generated in relation to word length and bit 2 are shown in Table 7.

Table 7. Number of Stop Bits Generated

BIT 2	Word Length Selected by Bits 1 and 2	Number of Stop Bits Generated
0	Any word length	1
1	5 bits	1 ½
1	6 bits	2
1	7 bits	2
1	8 bits	2

- Bit 3: This bit is the parity enable bit. When bit 3 is set, a parity bit is generated in transmitted data between the last data word bit and the first stop bit. In received data, if bit 3 is set, parity is checked. When bit 3 is cleared, no parity is generated or checked.
- Bit 4: This bit is the even parity select bit. When parity is enabled (bit 3 is set) and bit 4 is set, even parity (an even number of logic 1s in the data and parity bits) is selected. When parity is enabled and bit 4 is cleared, odd parity (an odd number of logic 1s) is selected.
- Bit 5: This bit is the stick parity bit. When bits 3, 4, and 5 are set, the parity bit is transmitted and checked as cleared. When bits 3 and 5 are set and bit 4 is cleared, the parity bit is transmitted and checked as set. If bit 5 is cleared, stick parity is disabled.
- Bit 6: This bit is the break control bit. Bit 6 is set to force a break condition; i.e., a condition where TX is
  forced to the spacing (cleared) state. When bit 6 is cleared, the break condition is disabled and has no effect
  on the transmitter logic; it only effects TX.



• Bit 7: This bit is the divisor latch access bit (DLAB). Bit 7 must be set to access the divisor latches of the baud generator during a read or write. Bit 7 must be cleared during a read or write to access the receiver buffer, the THR, or the IER.

## Line Status Register (LSR)

#### NOTE:

The line status register is intended for read operations only; writing to this register is not recommended outside of a factory testing environment.

The LSR provides information to the CPU concerning the status of data transfers. The contents of this register are summarized in Table 3 and described in the following bulleted list.

• Bit 0: This bit is the data ready (DR) indicator for the receiver. DR is set whenever a complete incoming character has been received and transferred into the RBR or the FIFO. DR is cleared by reading all of the data in the RBR or the FIFO.

#### NOTE:

Bits 1 through 4 are the error conditions that produce a receiver line status interrupt.

- Bit 1: This bit is the overrun error (OE) indicator. When OE is set, it indicates that before the character in the RBR was read, it was overwritten by the next character transferred into the register. OE is cleared every time the CPU reads the contents of the LSR. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error occurs only after the FIFO is full, and the next character has been completely received in the shift register. An overrun error is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.
- Bit 2: This bit is the parity error (PE) indicator. When PE is set, it indicates that the parity of the received
  data character does not match the parity selected in the LCR (bit 4). PE is cleared every time the CPU
  reads the contents of the LSR. In the FIFO mode, this error is associated with the particular character in the
  FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the
  FIFO.
- Bit 3: This bit is the framing error (FE) indicator. When FE is set, it indicates that the received character did
  not have a valid (set) stop bit. FE is cleared every time the CPU reads the contents of the LSR. In the FIFO
  mode, this error is associated with the particular character in the FIFO to which it applies. This error is
  revealed to the CPU when its associated character is at the top of the FIFO. The ACE tries to resynchronize
  after a framing error. To accomplish this, it is assumed that the framing error is due to the next start bit. The
  ACE samples this start bit twice and then accepts the input data.
- Bit 4: This bit is the break interrupt (BI) indicator. When BI is set, it indicates that the received data input was held low for longer than a full-word transmission time. A full-word transmission time is defined as the total time to transmit the start, data, parity, and stop bits. BI is cleared every time the CPU reads the contents of the LSR. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character transfer is enabled after RX goes to the marking state for at least two RCLK samples and then receives the next valid start bit.
- Bit 5: This bit is the THRE indicator. THRE is set when the THR is empty, indicating that the ACE is ready to
  accept a new character. If the THRE interrupt is enabled when THRE is set, an interrupt is generated. THRE
  is set when the contents of the THR are transferred to the TSR. THRE is cleared concurrent with the loading
  of the THR by the CPU. In the FIFO mode, THRE is set when the transmit FIFO is empty; it is cleared when
  at least one byte is written to the transmit FIFO.
- Bit 6: This bit is the transmitter empty (TEMT) indicator. TEMT bit is set when the THR and the TSR are both empty. When either the THR or the TSR contains a data character, TEMT is cleared. In the FIFO mode, TEMT is set when the transmitter FIFO and shift register are both empty.
- Bit 7: In the TL16C450 mode, this bit is always cleared. In the FIFO mode, LSR7 is set when there is at least one parity, framing, or break error in the FIFO. It is cleared when the microprocessor reads the LSR and there are no subsequent errors in the FIFO.



## **Modem Control Register (MCR)**

The MCR is an 8-bit register that controls an interface with a modem, data set, or peripheral device that is emulating a modem. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit (DTR) controls the DTR output.
- Bit 1: This bit (RTS) controls the RTS output.
- Bit 2: This bit (OUT1) is reserved for output and can also be used for loopback mode.
- Bit 3: This bit (OUT2) controls the high-impedance state output buffer for the INT signal and the  $\overline{OP}$  output. When low, the INT signal is in a high-impedance state and  $\overline{OP}$  is high. When high, the INT signal is enabled and  $\overline{OP}$  is low.  $\overline{OP}$  is presented on MF when AFR (2:1) = 00.
- Bit 4: This bit (LOOP) provides a local loop back feature for diagnostic testing of the ACE. When LOOP is set, the following occurs:
  - The transmitter TX is set high.
  - The receiver RX is disconnected.
  - The output of the TSR is looped back into the receiver shift register input.
  - The four modem control inputs (CTS, DSR, CD, and RI) are disconnected.
  - The four modem control outputs (DTR, RTS, OUT1, and OUT2) are internally connected to the four modem control inputs.
  - The four modem control outputs are forced to the inactive (high) levels.
- Bit 5: This bit (AFE) is the autoflow control enable. When set, the autoflow control as described in the detailed description is enabled.

In the diagnostic mode, data that is transmitted is immediately received. This allows the processor to verify the transmit and receive data paths to the ACE. The receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational, but the modem control interrupt's sources are now the lower four bits of the MCR instead of the four modem control inputs. All interrupts are still controlled by the IER

The ACE flow can be configured by programming bits 1 and 5 of the MCR as shown in Table 8.

MCR BIT 5 (AFE)	MCR BIT 1 (RTS)	ACE FLOW CONFIGURATION
1	1	Auto-RTS and auto-CTS enabled (autoflow control enabled)
1	0	Auto-CTS only enabled
0	X	Auto-RTS and auto-CTS disabled

**Table 8. ACE Flow Configuration** 

## **Modem Status Register (MSR)**

The MSR is an 8-bit register that provides information about the current state of the control lines from the modem, data set, or peripheral device to the CPU. Additionally, four bits of this register provide change information; when a control input from the modem changes state, the appropriate bit is set. All four bits are cleared when the CPU reads the MSR. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit is the change in clear-to-send (ΔCTS) indicator. ΔCTS indicates that the CTS input has
  changed state since the last time it was read by the CPU. When ΔCTS is set (autoflow control is not enabled
  and the modem status interrupt is enabled), a modem status interrupt is generated. When autoflow control is
  enabled (ΔCTS is cleared), no interrupt is generated.
- Bit 1: This bit is the change in data set ready (ΔDSR) indicator. ΔDSR indicates that the DSR input has
  changed state since the last time it was read by the CPU. When ΔDSR is set and the modem status
  interrupt is enabled, a modem status interrupt is generated.
- Bit 2: This bit is the trailing edge of the ring indicator (TERI) detector. TERI indicates that the RI input to the
  chip has changed from a low to a high level. When TERI is set and the modem status interrupt is enabled, a
  modem status interrupt is generated.
- Bit 3: This bit is the change in data carrier detect (ΔDCD) indicator. ΔDCD indicates that the DCD input to the chip has changed state since the last time it was read by the CPU. When ΔDCD is set and the modem status interrupt is enabled, a modem status interrupt is generated.



19200

38400

56000

- Bit 4: This bit is the complement of the clear-to-send (CTS) input. When the ACE is in the diagnostic test
  mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 1 (RTS).
- Bit 5: This bit is the complement of the data set ready (\overline{DSR}) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 0 (DTR).
- Bit 6: This bit is the complement of the ring indicator (RI) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 2 (OUT1).
- Bit 7: This bit is the complement of the data carrier detect (DCD) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 3 (OUT2).

#### **Programmable Baud Generator**

The ACE contains a programmable baud generator that takes a clock input in the range between dc and 16 MHz and divides it by a divisor in the range between 1 and (216 -1). The output frequency of the baud generator is sixteen times (16 y) the baud rate. The formula for the divisor is:

divisor = XIN frequency input P (desired baud rate y 16)

Two 8-bit registers, called divisor latches, store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization of the ACE in order to ensure desired operation of the baud generator. When either of the divisor latches is loaded, a 16-bit baud counter is also loaded to prevent long counts on initial load.

Table 9 and Table 10 illustrate the use of the baud generator with crystal frequencies of 1.8432 MHz and 3.072 MHz respectively. For baud rates of 38.4 kbits/s and below, the error obtained is small. The accuracy of the selected baud rate is dependent on the selected crystal frequency (see Figure 27 for examples of typical clock circuits).

g ,				
DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL		
50	2304			
75	1536			
110	1047	0.026		
134.5	857	0.058		
150	768			
300	384			
600	192			
1200	96			
1800	64			
2000	58	0.69		
2400	48			
3600	32			
4800	24			
7200	16			
9600	12			

Table 9. Baud Rates Using a 1.8432-MHz Crystal

Table 10. Baud Rates Using a 3.072-MHz Crystal

2.86

6

3

2

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	
50	3840	
75	2560	
110	1745	0.026
134.5	1428	0.034



Table 10. Baud Rates Using a 3.072-MHz Crystal (continued)

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	
150	1280	
300	640	
600	320	
1200	160	
1800	107	0.312
2000	96	
2400	80	
3600	53	0.628
4800	40	
7200	27	1.23
9600	20	
19200	10	
38400	5	




Figure 27. Typical Clock Circuits

**Table 11. Typical Crystal Oscillator Network** 

CRYSTAL	R <sub>P</sub>	RX2 (optional)	C1	C2
3.072 MHz	1 ΜΩ	1.5 kΩ	10 - 30 pF	40 - 60 pF
1.8432 MHz	1 ΜΩ	1.5 kΩ	10 - 30 pF	40 - 60 pF
16 MHz	1 ΜΩ	0 kΩ	33 pF	33 pF

#### Receiver Buffer Register (RBR)

The ACE receiver section consists of a receiver shift register (RSR) and a RBR. The RBR is actually a 16-byte FIFO. Timing is derived from the input clock divided by the programmed devisor. Receiver section control is a function of the ACE line control register.

The ACE RSR receives serial data from RX. The RSR then concatenates the data and moves it into the RBR FIFO. In the TL16C450 mode, when a character is placed in the RBR and the received data available interrupt is enabled (IER0 = 1), an interrupt is generated. This interrupt is cleared when the data is read out of the RBR. In the FIFO mode, the interrupts are generated based on the control setup in the FIFO control register.

## **Scratch Register**

The scratch register is an 8-bit register that is intended for the programmer's use as a scratchpad in the sense that it temporarily holds the programmer's data without affecting any other ACE operation.



## **Transmitter Holding Register (THR)**

The ACE transmitter section consists of a THR and a transmitter shift register (TSR). The THR is actually a 16-byte FIFO. Timing is derived from the input clock divided by the programmed devisor. Transmitter section control is a function of the ACE line control register.

The ACE THR receives data off the internal data bus and when the shift register is idle, moves it into the TSR. The TSR serializes the data and outputs it at TX. In the TL16C450 mode, if the THR is empty and the transmitter holding register empty (THRE) interrupt is enabled (IER1 = 1), an interrupt is generated. This interrupt is cleared when a character is loaded into the register. In the FIFO mode, the interrupts are generated based on the control setup in the FIFO control register.

## Alternate Function Register (AFR) - Read/Write

This register is used to select specific modes of  $\overline{\text{MF}}$  operation and to allow both UART register sets to be written concurrently.

#### AFR[0]: Concurrent Write Mode

When this bit is set, the CPU can write concurrently to the same register in both UARTs. This function is intended to reduce the dual UART initialization time. It can be used by the CPU when both channels are initialized to the same state. The external CPU can set or clear this bit by accessing either register set. When this bit is set, the channel select pin still selects the channel to be accessed during read operations. The user should ensure that LCR bit 7 of both channels are in the same state before executing a concurrent write to the registers at addresses 0, 1, or 2.

- Logic 0 = No concurrent write (default)
- Logic 1 = Register set A and B are written concurrently with a single external CPU I/O write operation.

#### AFR[2:1]: MF Output Select

These bits select a signal function for output on the  $\overline{\text{MF}}$  A/B pins. These signal functions are described as:  $\overline{\text{OP}}$ ,  $\overline{\text{BAUDOUT}}$ , or  $\overline{\text{RXRDY}}$ . Only one signal function can be selected at a time.

#### MF Function

Bit 2	Bit 1	MF Function
0	0	OP (default)
0	1	BAUDOUT
1	0	RXRDY
1	1	Reserved

#### AFR[7:3]: Reserved

All are initialized to logic 0.

## Table 12. Typical Package Thermal Resistance Data

Package		
32-Pin TQFP RHB	$\theta_{JA} = xx^{\circ}C/W$	$\theta_{JC} = xx^{\circ}C/W$
44-Pin PLCC FN	θ <sub>JA</sub> = 46.2°C/W	$\theta_{JC} = 22^{\circ}C/W$

#### Table 13. Typical Package Weight


Package	Weight in Grams
32-Pin TQFP RHB	0.15
44-Pin PLCC FN	0.5

4040005/B 03/95

#### FN (S-PQCC-J\*\*)

#### **20 PIN SHOWN**

#### PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018



## RHB (S-PQFP-N32)

## PLASTIC QUAD FLATPACK



NOTES: A. All lin

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265