查询TPA2012D2 07供应商



**TPA2012D2** 



EXAS

SLOS438C-DECEMBER 2004-REVISED MARCH 2007

# 2.1 W/CH STEREO FILTER-FREE CLASS-D AUDIO POWER AMPLIFIER

## **FEATURES**

- Output Power By Package:
  - QFN:
    - 2.1 W/Ch Into 4  $\Omega$  at 5 V
    - 1.4 W/Ch Into 8  $\Omega$  at 5 V
    - 720 mW/Ch Into 8 Ω at 3.6 V
  - WCSP:
    - 1.2 W/Ch Into 4  $\Omega$  at 5 V<sup>(1)</sup>
    - 1.3 W/Ch Into 8 Ω at 5 V
    - 720 mW/Ch Into 8  $\Omega$  at 3.6 V
- **Only Two External Components Required**
- Power Supply Range: 2.5 V to 5.5 V •
- Independent Shutdown Control for Each Channel
- Selectable Gain of 6, 12, 18, and 24 dB
- Internal Pulldown Resistor On Shutdown Pins .
- High PSRR: 77 dB at 217 Hz •
- Fast Startup Time (3.5 ms) •
- Low Supply Current •
- Low Shutdown Current
- **Short-Circuit and Thermal Protection** .
- **Space Saving Packages** 
  - 2,01 mm X 2,01 mm NanoFree<sup>™</sup> WCSP (YZH)
  - 4 mm X 4 mm Thin QFN (RTJ) with **PowerPAD**<sup>™</sup>

```
<sup>(1)</sup> Thermally limited
```

#### TPA2012D To Battery HPL INL-INL+ AVD SPK1 Ļ TLV320AIC26 PGNE TLV320AIC28 HPR INR-OUTR-SPK2 INR+ Ē OUTR OUTL OUTL SDR SDL G0 G1 Shutdown Control Gain Control TPA4411


## APPLICATIONS

- Wireless or Cellular Handsets and PDAs
- Portable DVD Player
- Notebook PC .
- **Portable Radio**
- **Portable Gaming**
- **Educational Toys**
- **USB Speakers**

## DESCRIPTION

The TPA2012D2 is a stereo, filter-free, Class-D audio amplifier (class-D amp) available in a WCSP, QFN, or PWP package. The TPA2012D2 only requires two external components for operation.

The TPA2012D2 features independent shutdown controls for each channel. The gain can be selected to 6, 12, 18, or 24 dB utilizing the G0 and G1 gain select pins. High PSRR and differential architecture provide increased immunity to noise and RF rectification. In addition to these features, a fast startup time and small package size make the TPA2012D2 class-D amp an ideal choice for both WWW.025 cellular handsets and PDAs.



Prease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree, PowerPAD are trademarks of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION (CONTINUED)**

The TPA2012D2 is capable of driving 1.4 W/Ch at 5 V or 720 mW/Ch at 3.6 V into 8  $\Omega$ . The TPA2012D2 is also capable of driving 4  $\Omega$ . The TPA2012D2 is thermally limited in WCSP and may not achieve 2.1 W/Ch for 4  $\Omega$ . The maximum output power in the WCSP is determined by the ability of the circuit board to remove heat. The output power versus load resistance graph below shows thermally limited region of the WCSP in relation to the QFN package. The TPA2012D2 provides thermal and short circuit protection.

### **AVAILABLE OPTIONS**

T <sub>A</sub>	PACKAGE	PART NUMBER	SYMBOL
-40°C to 85°C	2 mm x 2 mm, 16-ball WCSP (YZH)	TPA2012D2YZH	AKR
	4 mm x 4 mm, 20-pin QFN (RTJ)	TPA2012D2RTJ	AKS

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

			VALUE	UNIT
V	Supply voltage, AVDD, PVDD	In active mode	-0.3 to 6.0	V
V <sub>SS</sub>		In shutdown mode	–0.3 to 7.0	V
VI	Input voltage	–0.3 to V <sub>DD</sub> + 0.3	V	
	Continuous total power dissipat	ion	See Dissipation Rating Table	
T <sub>A</sub>	A Operating free-air temperature range		-40 to 85	°C
$T_{J}$	Operating junction temperature	-40 to 150	°C	
T <sub>stg</sub>	Storage temperature range		-65 to 85	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> = 25°C POWER RATING <sup>(1)</sup>	DERATING FACTOR	T <sub>A</sub> = 75°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
RTJ	5.2 W	41.6 mW/°C	3.12 W	2.7 W
YZH	1.2 W	9.12 mW/°C	690 mW	600 mW

(1) This data was taken using 2 oz trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in  $\times$  3 in PCB.

## **RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT
$V_{SS}$	Supply voltage	AVDD, PVDD	2.5	5.5	V
V <sub>IH</sub>	High-level input voltage	SDL, SDR, G0, G1	1.3		V
V <sub>IL</sub>	Low-level input voltage	SDL, SDR, G0, G1		0.35	V
T <sub>A</sub>	T <sub>A</sub> Operating free-air temperature				°C

### **ELECTRICAL CHARACTERISTICS**

## $T_A = 25^{\circ}C$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V <sub>oo</sub>	Output offset voltage (measured differentially)	Inputs ac grounded, $A_V = 6 \text{ dB}$ , $V_{DD} = 2.5 \text{ to } 5.5 \text{ V}$		5	25	mV		
PSRR	Power supply rejection ratio	V <sub>DD</sub> = 2.5 to 5.5 V		-75	-55	dB		
V <sub>icm</sub>	Common-mode input voltage		0.5		V <sub>DD</sub> -0.8	V		
CMRR	Common-mode rejection ration	Inputs shorted together, $V_{DD} = 2.5$ to 5.5 V		-69	-50	dB		
I <sub>IH</sub>	High-level input current	$V_{DD} = 5.5 \text{ V}, \text{ V}_{I} = V_{DD}$			50	μA		
I <sub>IL</sub>	Low-level input current	$V_{DD} = 5.5 V, V_1 = 0 V$			5	μA		
I <sub>DD</sub>		$V_{DD} = 5.5 V$ , No load or output filter		6	9			
	Supply current	$V_{DD} = 3.6 V$ , No load or output filter		5	7.5	-		
		$V_{DD} = 2.5 V$ , No load or output filter		4	6			
		Shutdown mode			1.5	μA		
		V <sub>DD</sub> = 5.5 V	= 5.5 V					
r <sub>DS(on)</sub>	Static drain-source on-state resistance	V <sub>DD</sub> = 3.6 V		570		mΩ		
		V <sub>DD</sub> = 2.5 V		700				
	Output impedance in shutdown mode	V <sub>(SDR</sub> , <sub>SDL</sub> = 0.35 V		2		kΩ		
f <sub>(sw)</sub>	Switching frequency	V <sub>DD</sub> = 2.5 V to 5.5 V	250	300	350	kHz		
		G0, G1 = 0.35 V	5.5	6	6.5			
		G0 = V <sub>DD</sub> , G1 = 0.35 V	11.5	12	12.5	dB		
	Closed-loop voltage gain	G0 = 0.35 V, G1 = V <sub>DD</sub>	17.5	18	18.5			
		G0, G1 = V <sub>DD</sub>	23.5	24	24.5	5		

## **OPERATING CHARACTERISTICS**

 $\rm T_{A}$  = 25°C,  $\rm R_{L}$  = 8  $\Omega$  (unless otherwise noted)


PARAMETER			TEST CONDITIONS			MAX	UNIT
		<b>D</b> 80	V <sub>DD</sub> = 5.0 V, f = 1 k		1.4		
Po	Output power (per channel)	$R_L = 8 \Omega$	V <sub>DD</sub> = 3.6 V, f =	1 kHz, THD = 10%	0.72		W
		$R_L = 4 \Omega$	V <sub>DD</sub> = 5.0 V, f =	1 kHz, THD = 10%	2.1		
	Total harmonic distantian plus paiss	$P_0 = 1 W, V_{DD} =$	5 V, A <sub>V</sub> = 6 dB,	f = 1 kHz	0.14%		
THD+N	Total harmonic distortion plus noise	$P_{O} = 0.5 \text{ W}, \text{ V}_{DD}$	= 5 V, A <sub>V</sub> = 6 dB,	f = 1 kHz	0.11%		
	Channel crosstalk	f = 1 kHz			-85		dB
	$V_{DD} = 5 V, A_V = 6 dB, f = 217 Hz$		-77		dB		
k <sub>SVR</sub>	Supply ripple rejection ratio	$V_{DD} = 3.6 \text{ V}, \text{ A}_{V} = 6 \text{ dB},  ext{f} = 217 \text{ Hz}$		f = 217 Hz	-73		uв
CMRR	Common mode rejection ratio	V <sub>DD</sub> = 3.6 V, V <sub>IC</sub> =	= 1 V <sub>pp</sub> ,	f = 217 Hz	-69		dB
		Av = 6 dB	Av = 6 dB				- kΩ
		Av = 12 dB	Av = 12 dB				
	Input impedance	Av = 18 dB	Av = 18 dB				
		Av = 24 dB			5.2		
	Start-up time from shutdown	V <sub>DD</sub> = 3.6 V			3.5		ms
V	Output veltage paies	V <sub>DD</sub> = 3.6 V, f = 2	$V_{DD}$ = 3.6 V, f = 20 to 20 kHz, Inputs are ac grounded, $A_V$ = 6 dB		35		
Vn	Output voltage noise	Inputs are ac gro			27	μV	

## TPA2012D2





## **BLOCK DIAGRAM**







#### **Terminal Functions**

TERMINAL		1/0	DECODIDION		
NAME	QFN	WCSP	1/0	DESCRIPTION	
INR+	16	D1	I	Right channel positive input	
INR-	17	C1	I	Right channel negative input	
INL+	20	A1	I	Left channel positive input	
INL-	19	B1	I	Left channel negative input	
SDR	8	B3	Ι	Right channel shutdown terminal (active low)	
SDL	7	B4	Ι	Left channel shutdown terminal (active low)	
G0	15	C2	I	Gain select (LSB)	
G1	1	B2	I	Gain select (MSB)	
PVDD	3, 13	A2	I	Power supply (Must be same voltage as AVDD)	
AVDD	9	D2	Ι	Analog supply (Must be same voltage as PVDD)	
PGND	4, 12	C4	I	Power ground	
AGND	18	C3	I	Analog ground	
OUTR+	14	D3	0	Right channel positive differential output	
OUTR-	11	D4	0	Right channel negative differential output	
OUTL+	2	A3	0	Left channel positive differential output	
OUTL-	5	A4	0	Left channel negative differential output	
NC	6, 10	N/A		No internal connection	
Thermal Pad				Connect the thermal pad of QFN or PWP package to PCB GND	

## WCSP PIN OUT TOP VIEW






## TPA2012D2



SLOS438C-DECEMBER 2004-REVISED MARCH 2007

## **TEST SET-UP FOR GRAPHS (per channel)**



- (1)  $C_I$  was Shorted for any Common-Mode input voltage measurement.
- (2) A 33-µH inductor was placed in series with the load resistor to emulate a small speaker for efficiency measurements.
- (3) The 30–kHz low–pass filter is required even if the analyzer has an internal low–pass filter. An RC low pass filter (100  $\Omega$ , 47 nF) is used on each output for the data sheet graphs.

## **TPA2012D2**



0.01 20


100

1 k


f - Frequency - Hz

Figure 7.

#### SLOS438C-DECEMBER 2004-REVISED MARCH 2007



# **TYPICAL CHARACTERISTICS**



100

1 k

f - Frequency - Hz


Figure 8.

10 k 20 k

0.01 20

10 k 20 k






#### Submit Documentation Feedback









## **TYPICAL CHARACTERISTICS (continued)**

















## APPLICATION INFORMATION



 $^{\ast}$  For QFN, an additional capacitor is recomended for the second  $\text{PV}_{\text{DD}}$  pin.










Figure 35. TPA2012D2 Application Schematic With Single-Ended Input



## **Decoupling Capacitor (Cs)**

The TPA2012D2 is a high-performance Class-D audio amplifier that requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. For higher frequency transients, spikes, or digital hash on the line a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1  $\mu$ F, placed as close as possible to the device PV<sub>DD</sub> lead works best. Placing this decoupling capacitor close to the TPA2012D2 is important for the efficiency of the Class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. For filtering lower-frequency noise signals, a 4.7  $\mu$ F or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

G1	G0	GAIN (V/V)	GAIN (dB)	INPUT IMPEDANCE (R <sub>i</sub> ) (kΩ)				
0	0	2	6	28.1				
0	1	4	12	17.3				
1	0	8	18	9.8				
1	1	16	24	5.2				

#### Table 1. Gain Setting

## Input Capacitors (C<sub>I</sub>)

The TPA2012D2 does not require input coupling capacitors if the design uses a differential source that is biased from 0.5 V to  $V_{DD}$ - 0.8 V. If the input signal is not biased within the recommended common-mode input range, if high pass filtering is needed (see Figure 34), or if using a single-ended source (see Figure 35), input coupling capacitors are required.

The input capacitors and input resistors form a high-pass filter with the corner frequency,  $f_c$ , determined in Equation 1.

$$f_{C} = \frac{1}{\left(2\pi R_{I}C_{I}\right)} \tag{1}$$

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speakers in wireless phones cannot usually respond well to low frequencies, so the corner frequency can be set to block low frequencies in this application. Not using input capacitors can increase output offset.

Equation 2 is used to solve for the input coupling capacitance.

$$C_{I} = \frac{1}{\left(2\pi R_{I} f_{C}\right)}$$
<sup>(2)</sup>

If the corner frequency is within the audio band, the capacitors should have a tolerance of  $\pm 10\%$  or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below.



#### **BOARD LAYOUT**

In making the pad size for the WCSP balls, it is recommended that the layout use nonsolder mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 36 and Table 2 shows the appropriate diameters for a WCSP layout. The TPA2012D2 evaluation module (EVM) layout is shown in the next section as a layout example.




Figure 36. Land Pattern Dimensions

SOLDER PAD	COPPER	SOLDER MASK <sup>(5)</sup>	COPPER	STENCIL <sup>(6)(7)</sup>	STENCIL
DEFINITIONS	PAD	OPENING	THICKNESS	OPENING	THICKNESS
Nonsolder mask defined (NSMD)	275 μm (+0.0, -25 μm)	375 μm (+0.0, -25 μm)	1 oz max (32 μm)	275 μm x 275 μm Sq. (rounded corners)	125 $\mu m$ thick

## Table 2. Land Pattern Dimensions<sup>(1)(2)(3)(4)</sup>

 Circuit traces from NSMD defined PWB lands should be 75 μm to 100 μm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and impact reliability.

(2) Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.

(3) Recommend solder paste is Type 3 or Type 4.

(4) For a PWB using a Ni/Au surface finish, the gold thickness should be less 0.5 mm to avoid a reduction in thermal fatigue performance.
 (5) Solder mask thickness should be less than 20 μm on top of the copper circuit pattern

(6) Best solder stencil performance is achieved using laser cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control.

(7) Trace routing away from WCSP device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.

#### **Component Location**

Place all the external components very close to the TPA2012D2. Placing the decoupling capacitor,  $C_S$ , close to the TPA2012D2 is important for the efficiency of the Class-D amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency.



#### Trace Width

Recommended trace width at the solder balls is 75  $\mu m$  to 100  $\mu m$  to prevent solder wicking onto wider PCB traces.

For high current pins ( $PV_{DD}$ , PGND, and audio output pins) of the TPA2012D2, use 100- $\mu$ m trace widths at the solder balls and at least 500- $\mu$ m PCB traces to ensure proper performance and output power for the device.

For the remaining signals of the TPA2012D2, use 75- $\mu$ m to 100- $\mu$ m trace widths at the solder balls. The audio input pins (INR+/- and INL+/-) must run side-by-side to maximize common-mode noise cancellation.

### **EFFICIENCY AND THERMAL INFORMATION**

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the packages are shown in the dissipation rating table. Converting this to  $\theta_{JA}$  for the QFN package:

$$\theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.041} = 24^{\circ}\text{C/W}$$
(3)

Given  $\theta_{JA}$  of 24°C/W, the maximum allowable junction temperature of 150°C, and the maximum internal dissipation of 1.5W (0.75 W per channel) for 2.1 W per channel, 4- $\Omega$  load, 5-V supply, from Figure 25, the maximum ambient temperature can be calculated with the following equation.

$$T_A Max = T_J Max - \theta_{JA} P_{Dmax} = 150 - 24 (1.5) = 114^{\circ}C$$
 (4)

Equation 4 shows that the calculated maximum ambient temperature is 114°C at maximum power dissipation with a 5-V supply and 4- $\Omega$  a load. The TPA2012D2 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Also, using speakers more resistive than 4- $\Omega$  dramatically increases the thermal performance by reducing the output current and increasing the efficiency of the amplifier.

## **OPERATION WITH DACs AND CODECs**

In using Class-D amplifiers with CODECs and DACs, sometimes there is an increase in the output noise floor from the audio amplifier. This occurs when mixing of the output frequencies of the CODEC/DAC mix with the switching frequencies of the audio amplifier input stage. The noise increase can be solved by placing a low-pass filter between the CODEC/DAC and audio amplifier. This filters off the high frequencies that cause the problem and allow proper performance. See Figure 33 for the block diagram.

### FILTER FREE OPERATION AND FERRITE BEAD FILTERS

A ferrite bead filter can often be used if the design is failing radiated emissions without an LC filter and the frequency sensitive circuit is greater than 1 MHz. This filter functions well for circuits that just have to pass FCC and CE because FCC and CE only test radiated emissions greater than 30 MHz. When choosing a ferrite bead, choose one with high impedance at high frequencies, and very low impedance at low frequencies. In addition, select a ferrite bead with adequate current rating to prevent distortion of the output signal.

Use an LC output filter if there are low frequency (< 1 MHz) EMI sensitive circuits and/or there are long leads from amplifier to speaker.

Figure 37 shows typical ferrite bead and LC output filters.




Figure 37. Typical Ferrite Chip Bead Filter (Chip bead example: TDK: MPZ1608S221A)



## PACKAGE OPTION ADDENDUM

27-Feb-2007

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPA2012D2RTJR	ACTIVE	QFN	RTJ	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA2012D2RTJRG4	ACTIVE	QFN	RTJ	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA2012D2RTJT	ACTIVE	QFN	RTJ	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA2012D2RTJTG4	ACTIVE	QFN	RTJ	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA2012D2YZHR	ACTIVE	DSBGA	YZH	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
TPA2012D2YZHT	ACTIVE	DSBGA	YZH	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**



QFN (Quad Flatpack No-Lead) package configuration.

C.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



#### TEXAS INSTRUMENTS www.ti.com


## THERMAL PAD MECHANICAL DATA RTJ (S-PQFP-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions


## LAND PATTERN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- Devices in YZH package can have dimension D ranging from 1.85 to 2.65 mm and dimension E ranging from 1.85 to 2.65 mm.
   To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
   Reference Product Data Sheet for array population.
- 4 x 4 matrix pattern is shown for illustration only.
- F. This package contains lead-free balls. Refer to YEH (Drawing #4204183) for tin-lead (SnPb) balls.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated