



TPA4411 TPA4411M

SLOS430C-AUGUST 2004-REVISED DECEMBER 2006


80-mW DIRECTPATH™ STEREO HEADPHONE DRIVER


FEATURES

- Space Saving Packages
 - 20-Pin, 4 mm × 4 mm Thin QFN
 - TPA4411 Thermally Optimized PowerPAD™ Package
 - TPA4411M Thermally Enhanced
 PowerPAD™ Package
 - 16-Ball, 2.18 mm × 2.18 mm WCSP
- Ground-Referenced Outputs Eliminate
 DC-Bias Voltages on Headphone Ground Pin
 - No Output DC-Blocking Capacitors
 - Reduced Board Area
 - Reduced Component Cost
 - Improved THD+N Performance
 - No Degradation of Low-Frequency
 Response Due to Output Capacitors
- Wide Power Supply Range: 1.8 V to 4.5 V
- 80-mW/Ch Output Power into 16-Ω at 4.5 V
- Independent Right and Left Channel Shutdown Control
- Short-Circuit and Thermal Protection
- Pop Reduction Circuitry

APPLICATIONS


- Notebook Computers
- CD / MP3 Players
- Smart Phones
- Cellular Phones
- PDAs





TPA4411RTJ

TPA4411MRTJ



TPA4411YZH

DESCRIPTION

The TPA4411 and TPA4411M are stereo headphone drivers designed to allow the removal of the output DC-blocking capacitors for reduced component count and cost. The TPA4411 and TPA4411M are ideal for small portable electronics where size and cost are critical design parameters.

The TPA4411 and TPA4411M are capable of driving 80 mW into a $16-\Omega$ load at 4.5 V. Both TPA4411 and TPA4411M have a fixed gain of -1.5 V/V and headphone outputs that have ± 8 -kV IEC ESD protection. The TPA4411 and TPA4411M have independent shutdown control for the right and left audio channels.

The TPA4411 is available in a 2.18 mm \times 2.18 mm WCSP and 4 mm \times 4 mm Thin QFN packages. The TPA4411M is available in a 4 mm \times 4 mm Thin QFN package. The TPA4411RTJ package is a thermally optimized PowerPADTM package allowing the maximum amount of thermal dissipation and the TPA4411MRTJ is a thermally enhanced PowerPAD package designed to match competitive package footprints.

PDPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD DirectPath are trademarks of Texas Instruments.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

RTJ (QFN) PACKAGE (TOP VIEW) C₁P 15 **INR** C₁P INR SDR **PGND** · _ 14 SDR **PGND** · _ 13 C1N INL INL C1N 12 NC NC NC NC **PVSS PVSS OUTR OUTR** (1) (1) (1) SVSS SVDD SVSS TPA4411RTJ TPA4411MRTJ

NC - No internal connection

NC - No internal connection

YZH (WCSP) PACKAGE (TOP VIEW)



TPA4411YZH

NC - No internal connection



TERMINAL FUNCTIONS

TERMINAL			DECORPTION	
NAME	QFN	WCSP	1/0	DESCRIPTION
C1P	1	A4	I/O	Charge pump flying capacitor positive terminal
PGND	2	B4	I	Power ground, connect to ground.
C1N	3	C4	I/O	Charge pump flying capacitor negative terminal
NC	4, 6, 8, 12, 16, 20	B3, C3		No connection
PVSS	5	D4	0	Output from charge pump.
SVSS	7	D3	I	Amplifier negative supply, connect to PVSS via star connection.
OUTL	9	D2	0	Left audio channel output signal
SVDD	10	D1	I	Amplifier positive supply, connect to PVDD via star connection.
OUTR	11	C2	0	Right audio channel output signal
INL	13	C1	I	Left audio channel input signal
SDR	14	B1	I	Right channel shutdown, active low logic.
INR	15	A1	I	Right audio channel input signal
SGND	17	A2	Ţ	Signal ground, connect to ground.
SDL	18	B2	I	Left channel shutdown, active low logic.
PVDD	19	A3	- 1	Supply voltage, connect to positive supply.
Exposed Pad		-		Exposed pad must be soldered to a floating plane. Do NOT connect to power or ground.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range, $T_A = 25^{\circ}C$ (unless otherwise noted)

		VALUE / UNIT
	Supply voltage, AVDD, PVDD	−0.3 V to 5.5 V
VI	Input voltage	-0.3 V to V _{DD} + 0.3 V
	Output Continuous total power dissipation	See Dissipation Rating Table
T _A	Operating free-air temperature range	-40°C to 85°C
T_{J}	Operating junction temperature range	-40°C to 150°C
T _{stg}	Storage temperature range	−65°C to 85°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



DISSIPATION RATINGS TABLE

PACKAGE	$ \begin{array}{c c} T_A \leq 25^{\circ}C \\ \hline \text{POWER RATING} \end{array} \text{DERATING FACTOR}^{(1)} \begin{array}{c c} \\ \hline \end{array} $				T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
RTJ (TPA4411)	5200 mW	41.6 mW/°C	3120 mW	2700 mW		
RTJ (TPA4411M)	3450 mW	34.5 mW/°C	1898 mW	1380 mW		
YZH	1200 mW	9.21 mW/°C	690 mW	600 mW		

(1) Derating factor measured with High K board.

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES ⁽¹⁾	PART NUMBER	SYMBOL
	20-pin, 4 mm × 4 mm QFN	TPA4411RTJ ⁽²⁾	AKQ
–40°C to 85°C	20-pin, 4 mm × 4 mm QFN	TPA4411MRTJ ⁽²⁾	BPB
	16-ball, 2.18 mm × 2.18 mm WSCP	TPA4411YZH	AKT

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
	Supply voltage, AVDD, PV	/DD	1.8	4.5 ⁽¹⁾	V
V_{IH}	High-level input voltage	SDL, SDR	1.5		V
V_{IL}	Low-level input voltage	SDL, SDR		0.5	V
T_A	Operating free-air tempera	ature	-40	85	°C

⁽¹⁾ Device can shut down for VDD > 4.5 V to prevent damage to the device.

ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOS	Output offset voltage	V _{DD} = 1.8 V to 4.5 V, Inputs grounded			8	mV
PSRR	Power Supply Rejection Ratio	V _{DD} = 1.8 V to 4.5 V	-69	-80		dB
V _{OH}	High-level output voltage	V_{DD} = 3 V, R_L = 16 Ω	2.2			V
V _{OL}	Low-level output voltage	V_{DD} = 3 V, R_L = 16 Ω			-1.1	V
I _{IH}	High-level input current (SDL, SDR)	$V_{DD} = 4.5 \text{ V}, V_{I} = V_{DD}$			1	μA
$ I_{1L} $	Low-level input current (SDL, SDR)	V _{DD} = 4.5 V, V _I = 0 V			1	μA
		$V_{DD} = 1.8 \text{ V}$, No load, $\overline{SDL} = \overline{SDR} = V_{DD}$		5.3	6.5	
I _{DD}	Supply Current	$V_{DD} = 3 \text{ V}$, No load, $\overline{SDL} = \overline{SDR} = V_{DD}$		6.5	8.0	mA
	Supply Current	$V_{DD} = 4.5 \text{ V}$, No load, $\overline{SDL} = \overline{SDR} = V_{DD}$		8.0	10.0	
		Shutdown mode, V _{DD} = 1.8 V to 4.5 V			1	μΑ

⁽²⁾ The RTJ package is only available taped and reeled. To order, add the suffix "R" to the end of the part number for a reel of 3000, or add the suffix "T" to the end of the part number for a reel of 250 (e.g., TPA4411RTJR).




OPERATING CHARACTERISTICS

 $\rm V_{DD}$ = 3 V , $\rm T_A$ = 25°C, $\rm R_L$ = 16 Ω (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		THD = 1%, $V_{DD} = 3 \text{ V}$, $f = 1 \text{ kHz}$		50		
Po	Output power (Outputs In Phase)	THD = 1%, V_{DD} = 4.5 V, f = 1 kHz		80		mW
. 0	Culput power (Culpute III i hase)	THD = 1%, V_{DD} = 3 V, f = 1 kHz, R_L = 32 Ω		40		
TUD. N	Total harmonia diatortian plus poiss	P _O = 25 mW, f = 1 kHz		0.054%		
THD+N	Total harmonic distortion plus noise	P _O = 25 mW, f = 20 kHz		0.010%		
	Crosstallk	P _O = 20 mW, f = 1 kHz		-83		dB
		200-mV _{pp} ripple, f = 217 Hz	-82.5			
k_{SVR}	Supply ripple rejection ratio	200-mV _{pp} ripple, f = 1 kHz		-70.4		dB
		200-mV _{pp} ripple, f = 20 kHz		-45.1		
A _v	Closed-loop voltage gain		-1.45	-1.5	-1.55	V/V
ΔA_V	Gain matching			1%		
	Slew rate			2.2		V/µs
	Maximum capacitive load			400		pF
V _n	Noise output voltage			10		μV_{RMS}
	Electrostatic discharge, IEC	OUTR, OUTL		±8		kV
f _{osc}	Charge pump switching frequency		280	320	420	kHz
	Start-up time from shutdown			450		μs
	Input impedance		12	15	18	kΩ
SNR	Signal-to-noise ratio	P _o = 40 mW (THD+N = 0.1%)		98		dB
	Thormal chutdour	Threshold	150		170	°C
	Thermal shutdown	Hysteresis		15		°C



Functional Block Diagram



APPLICATION CIRCUIT





TYPICAL CHARACTERISTICS

 $C_{(PUMP)} = C_{(PVSS)} = 2.2 \ \mu F$, $C_{IN} = 1 \ \mu F$ (unless otherwise noted)

Table of Graphs

		FIGURE
Total harmonic distortion + noise	vs Output power	1–24
Total harmonic distortion + noise	vs Frequency	25–32
Supply voltage rejection ratio	vs Frequency	33, 34
Power dissipation	vs Output power	35–42
Crosstalk	vs Frequency	43–46
Output power	vs Supply voltage	47–50
Quiescent supply current	vs Supply voltage	51
Output power	vs Load resistance	5–60
Output spectrum		61
Gain and phase	vs Frequency	62, 63

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 1.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 2.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 3.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER



TOTAL HARMONIC DISTORTION
+ NOISE
vs
OUTPUT POWER




Figure 5.

TOTAL HARMONIC DISTORTION + NOISE VS OUTPUT POWER





Figure 6.








Figure 7.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 8.

TOTAL HARMONIC DISTORTION + NOISE vs



P_O – Output Power – mW Figure 9.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 10.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 11.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 12.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 13.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 14.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER







Figure 15.












TOTAL HARMONIC DISTORTION






Po - Output Power - mW

Figure 17.








Figure 23.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 18.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 21.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 24.



Figure 33.




f - Frequency - Hz

Figure 32.


f - Frequency - Hz

Figure 31.





















APPLICATION INFORMATION

Headphone Amplifiers

Single-supply headphone amplifiers typically require dc-blocking capacitors. The capacitors are required because most headphone amplifiers have a dc bias on the outputs pin. If the dc bias is not removed, the output signal is severely clipped, and large amounts of dc current rush through the headphones, potentially damaging them. The top drawing in illustrates the conventional headphone amplifier connection to the headphone jack and output signal.

DC blocking capacitors are often large in value. The headphone speakers (typical resistive values of 16 Ω or 32 Ω) combine with the dc blocking capacitors to form a high-pass filter. Equation 1 shows the relationship between the load impedance (R_1), the capacitor (C_0), and the cutoff frequency (f_0).

$$f_{c} = \frac{1}{2\pi R_{L} C_{O}} \tag{1}$$

Co can be determined using Equation 2, where the load impedance and the cutoff frequency are known.

$$C_{O} = \frac{1}{2\pi R_{L} f_{C}}$$
 (2)

If f_C is low, the capacitor must then have a large value because the load resistance is small. Large capacitance values require large package sizes. Large package sizes consume PCB area, stand high above the PCB, increase cost of assembly, and can reduce the fidelity of the audio output signal.

Two different headphone amplifier applications are available that allow for the removal of the output dc blocking capacitors. The Capless amplifier architecture is implemented in the same manner as the conventional amplifier with the exception of the headphone jack shield pin. This amplifier provides a reference voltage, which is connected to the headphone jack shield pin. This is the voltage on which the audio output signals are centered. This voltage reference is half of the amplifier power supply to allow symmetrical swing of the output voltages. Do not connect the shield to any GND reference or large currents will result. The scenario can happen if, for example, an accessory other than a floating GND headphone is plugged into the headphone connector. See the second block diagram and waveform in Figure 64.






Figure 64. Amplifier Applications

The DirectPath[™] amplifier architecture operates from a single supply but makes use of an internal charge pump to provide a negative voltage rail. Combining the user provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split supply mode. The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. The DirectPath[™] amplifier requires no output dc blocking capacitors, and does not place any voltage on the sleeve. The bottom block diagram and waveform of illustrate the ground-referenced headphone architecture. This is the architecture of the TPA6130A2.

Input-Blocking Capacitors

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the TPA4411 and TPA4411M. These capacitors block the DC portion of the audio source and allow the TPA4411 and TPA4411M inputs to be properly biased to provide maximum performace.

These capacitors form a high-pass filter with the input impedance of the TPA4411 and TPA4411M. The cutoff frequency is calculated using Equation 3. For this calculation, the capacitance used is the input-blocking capacitor and the resistance is the input impedance of the TPA4411 or TPA4411M. Because the gains of both the TPA4411 and TPA4411M are fixed, the input impedance remains a constant value. Using the input impedance value from the operating characteristics table, the frequency and/or capacitance can be determined when one of the two values are given.

$$fc_{IN} = \frac{1}{2\pi R_{IN} C_{IN}}$$
 or $C_{IN} = \frac{1}{2\pi fc_{IN} R_{IN}}$ (3)



Charge Pump Flying Capacitor and PVSS Capacitor

The charge pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The PVSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low ESR capacitors are an ideal selection, and a value of $2.2~\mu F$ is typical. Capacitor values that are smaller than $2.2~\mu F$ can be used, but the maximum output power is reduced and the device may not operate to specifications. Figure 65 through Figure 75 compare the performance of the TPA4411 and TPA4411M with the recommended $2.2~\mu F$ capacitors and $1~\mu F$ capacitors.





Figure 65.



OUTPUT POWER

100
VDD = 3.6 V.
RL = 16 Ω,
In Phase
100
VDD = 3.6 V.
In

Figure 67.

TOTAL HARMONIC DISTORTION

+ NOISE



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 68.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 70.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 72.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 69.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 71.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 73.








Figure 75.

Decoupling Capacitors

The TPA4411 and TPA4411M are DirectPath™ headphone amplifiers that require adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good low equivalent-series-resistance (ESR) ceramic capacitor, typically 2.2 µF, placed as close as possible to the device V_{DD} lead works best. Placing this decoupling capacitor close to the TPA4411 or TPA4411M is important for the performance of the amplifier. For filtering lower frequency noise signals, a 10-µF or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

Supply Voltage Limiting At 4.5 V

The TPA4411 and TPA4411M have a built-in charge pump which serves to generate a negative rail for the headphone amplifier. Because the headphone amplifier operates from a positive voltage and negative voltage supply, circuitry has been implemented to protect the devices in the amplifier from an overvoltage condition. Once the supply is above 4.5 V, the TPA4411 and TPA4411M can shut down in an overvoltage protection mode to prevent damage to the device. The TPA4411 and TPA4411M resume normal operation once the supply is reduced to 4.5 V or lower.

Layout Recommendations

Exposed Pad On TPA4411RTJ and TPA4411MRTJ Package Option

The exposed metal pad on the TPA4411RTJ and TPA4411MRTJ packages must be soldered down to a pad on the PCB in order to maintain reliability. *The pad on the PCB should be allowed to float and not be connected to ground or power*. Connecting this pad to power or ground prevents the device from working properly because it is connected internally to PVSS.

TPA4411RTJ and TPA441MRTJ PowerPAD Sizes

Both the TPA4411 and TPA4411M are available in a 4 mm × 4mm QFN. The exposed pad on the bottom of the package is sized differently between the two devices. The TPA4411RTJ PowerPAD is larger than the TPA4411MRTJ PowerPAD. Please see the layout and mechanical drawings at the end of the datasheet for proper sizing.



SGND and PGND Connections

The SGND and PGND pins of the TPA4411 and TPA4411M must be routed separately back to the decoupling capacitor in order to provide proper device operation. If the SGND and PGND pins are connected directly to each other, the part functions without risk of failure, but the noise and THD performance do not meet the specifications.





Figure 76. Application Circuit





Note: PowerPAD must be soldered down and plane must be floating.

Figure 77. Typical Circuit


THERMAL PAD MECHANICAL DATA RTJ (S-PQFP-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RTJ (S-PQFP-N20)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.






THERMAL PAD MECHANICAL DATA RTJ (S-PQFP-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RTJ (S-PQFP-N20)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should





PACKAGE OPTION ADDENDUM

12-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
TPA4411MRTJR	ACTIVE	QFN	RTJ	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA4411MRTJRG4	ACTIVE	QFN	RTJ	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA4411MRTJT	ACTIVE	QFN	RTJ	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA4411MRTJTG4	ACTIVE	QFN	RTJ	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA4411RTJR	ACTIVE	QFN	RTJ	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA4411RTJRG4	ACTIVE	QFN	RTJ	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA4411RTJT	ACTIVE	QFN	RTJ	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA4411RTJTG4	ACTIVE	QFN	RTJ	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA4411YZHR	ACTIVE	DSBGA	YZH	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
TPA4411YZHT	ACTIVE	DSBGA	YZH	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.




THERMAL PAD MECHANICAL DATA RTJ (S-PQFP-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RTJ (S-PQFP-N20)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.






THERMAL PAD MECHANICAL DATA RTJ (S-PQFP-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RTJ (S-PQFP-N20)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should



YZH (S-XBGA-N16)

DIE-SIZE BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

Devices in YZH package can have dimension D ranging from 1.85 to 2.65 mm and dimension E ranging from 1.85 to 2.65 mm.

To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.

Reference Product Data Sheet for array population.

4 x 4 matrix pattern is shown for illustration only.

F. This package contains lead—free balls.

Refer to YEH (Drawing #4204183) for tin—lead (SnPb) balls.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265