![Texas Instruments logo] **TEXAS INSTRUMENTS**

**www.ti.com**

TPA6111A2

150-mW STEREO AUDIO POWER AMPLIFIER

FEATURES

- **150-mW Stereo Output**
- **PC Power Supply Compatible**
  - **Fully Specified for 3.3-V and 5-V Operation**
  - **Operation to 2.5 V**
- **Pop Reduction Circuitry**
- **Internal Midrail Generation**
- **Thermal and Short-Circuit Protection**
- **Surface-Mount Packaging**
  - **PowerPAD™ MSOP**
  - **SOIC**
- **Pin Compatible With TPA122, LM4880, and LM4881 (SOIC)**

DESCRIPTION

The TPA6111A2 is a stereo audio power amplifier packaged in either an 8-pin SOIC or an 8-pin PowerPAD™ MSOP package capable of delivering 150 mW of continuous RMS power per channel into 16-Ω loads. Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 0 to 20 dB.

THD+N, when driving a 16-Ω load from 5 V, is 0.03% at 1 kHz, and less than 1% across the audio band of 20 Hz to 20 kHz. For 32-Ω loads, the THD+N is reduced to less than 0.02% at 1 kHz, and is less than 1% across the audio band of 20 Hz to 20 kHz. For 10-kΩ loads, the THD+N performance is 0.005% at 1 kHz, and less than 0.5% across the audio band of 20 Hz to 20 kHz.

D OR DGN PACKAGE
(TOP VIEW)

V_{O1} — 1	8 — V_{DD}
IN1− — 2	7 — V_{O2}
BYPASS — 3	6 — IN2−
GND — 4	5 — SHUTDOWN

TYPICAL APPLICATION CIRCUIT

Copyright © 2000−2004, Texas Instruments Incorporated

TPA6111A2

TEXAS
INSTRUMENTS
www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

T_A	PACKAGED DEVICES		MSOP SYMBOLIZATION
	SMALL OUTLINE[1] (D)	MSOP[1] (DGN)	
−40°C to 85°C	TPA6111A2D	TPA6111A2DGN	TI AJA

(1) The D and DGN package is available in left-ended tape and reel only (e.g., TPA6111A2DR, TPA6111A2DGNR).

Terminal Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
BYPASS	3	I	Tap to voltage divider for internal mid-supply bias supply. Connect to a 0.1-µF to 1-µF low ESR capacitor for best performance.
GND	4	I	GND is the ground connection.
IN1−	2	I	IN1− is the inverting input for channel 1.
IN2−	6	I	IN2− is the inverting input for channel 2.
SHUTDOWN	5	I	Puts the device in a low quiescent current mode when held high
V_{DD}	8	I	V_{DD} is the supply voltage terminal.
V_{O1}	1	O	V_{O1} is the audio output for channel 1.
V_{O2}	7	O	V_{O2} is the audio output for channel 2.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) [1]

		UNIT
V_{DD}	Supply voltage	6 V
V_I	Input voltage	−0.3 V to V_{DD} + 0.3 V
	Continuous total power dissipation	internally limited
T_J	Operating junction temperature range	−40°C to 150°C
T_{stg}	Storage temperature range	−65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25°C$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25°C$	$T_A = 70°C$ POWER RATING	$T_A = 85°C$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
DGN	2.14 W[1]	17.1 mW/°C	1.37 W	1.11 W

(1) See the Texas Instruments document, *PowerPAD Thermally Enhanced Package Application Report* (literature number SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD* on page 33 of the before-mentioned document.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{DD}	Supply voltage	2.5	5.5	V
T_A	Operating free-air temperature	−40	85	°C
V_{IH}	High-level input voltage (SHUTDOWN)	60% x V_{DD}		V
V_{IL}	Low-level input voltage (SHUTDOWN)		25% x V_{DD}	V

DC ELECTRICAL CHARACTERISTICS

at V_{DD} = 3.3 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OO}	Output offset voltage				10	mV
PSRR	Power supply rejection ratio	V_{DD} = 3.2 V to 3.4 V		70		dB
I_{DD}	Supply current	SHUTDOWN (pin 5) = 0 V		1.5	3	mA
$I_{DD(SD)}$	Supply current in shutdown mode	SHUTDOWN (pin 5) = V_{DD}		1	10	µA
Z_i	Input impedance			> 1		MΩ

AC OPERATING CHARACTERISTICS

V_{DD} = 3.3 V, T_A = 25°C, R_L = 16 Ω

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O	Output power (each channel)	THD ≤ 0.1%, f = 1 kHz		60		mW
THD+N	Total harmonic distortion + noise	P_O = 40 mW, 20 Hz – 20 kHz		0.4%		
B_{OM}	Maximum output power BW	G = 20 dB, THD < 5%		> 20		kHz
	Phase margin	Open loop		96°		
	Supply ripple rejection	f = 1 kHz, $C_{(BYP)}$ = 0.47 µF		71		dB
	Channel/channel output separation	f = 1 kHz, P_O = 40 mW		89		dB
SNR	Signal-to-noise ratio	P_O = 50 mW, A_V = 1		100		dB
V_n	Noise output voltage	A_V = 1		11		µV(rms)

DC ELECTRICAL CHARACTERISTICS

at V_{DD} = 5.5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OO}	Output offset voltage				10	mV
PSRR	Power supply rejection ratio	V_{DD} = 4.9 V to 5.1 V		70		dB
I_{DD}	Supply current	SHUTDOWN (pin 5) = 0 V		1.6	3.2	mA
$I_{DD(SD)}$	Supply current in shutdown mode	SHUTDOWN (pin 5) = V_{DD}		1	10	µA
$|I_{IH}|$	High-level input current (SHUTDOWN)	V_{DD} = 5.5 V, V_I = V_{DD}			1	µA
$|I_{IL}|$	Low-level input current (SHUTDOWN)	V_{DD} = 5.5 V, V_I = 0 V			1	µA
Z_i	Input impedance			> 1		MΩ

AC OPERATING CHARACTERISTICS

V_{DD} = 5 V, T_A = 25°C, R_L = 6 Ω

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O	Output power (each channel)	THD ≤ 0.1%, f = 1 kHz		150		mW
THD+N	Total harmonic distortion + noise	P_O = 100 mW, 20 Hz − 20 kHz		0.6%		
B_{OM}	Maximum output power BW	G = 20 dB, THD < 5%		> 20		kHz
	Phase margin	Open loop		96°		
	Supply ripple rejection ratio	f = 1 kHz, $C_{(BYP)}$ = 0.47 μF		61		dB
	Channel/channel output separation	f = 1 kHz, P_O = 100 mW		90		dB
SNR	Signal-to-noise ratio	P_O = 100 mW, A_V = 1		100		dB
V_n	Noise output voltage	A_V = 1		11.7		μV(rms)

AC OPERATING CHARACTERISTICS

V_{DD} = 3.3 V, T_A = 25°C, R_L = 32 Ω

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O	Output power (each channel)	THD ≤ 0.1%, f = 1 kHz		35		mW
THD+N	Total harmonic distortion + noise	P_O = 40 mW, 20 Hz − 20 kHz		0.4%		
B_{OM}	Maximum output power BW	G = 20 dB, THD < 2%		> 20		kHz
	Phase margin	Open loop		96°		
	Supply ripple rejection	f = 1 kHz, $C_{(BYP)}$ = 0.47 μF		71		dB
	Channel/channel output separation	f = 1 kHz, P_O = 25 mW		75		dB
SNR	Signal-to-noise ratio	P_O = 90 mW, A_V = 1		100		dB
V_n	Noise output voltage	A_V = 1		11		μV(rms)

AC OPERATING CHARACTERISTICS

V_{DD} = 5 V, T_A = 25°C, R_L = 32 Ω

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O	Output power (each channel)	THD ≤ 0.1%, f = 1 kHz		90		mW
THD+N	Total harmonic distortion + noise	P_O = 20 mW, 20 Hz − 20 kHz		2%		
B_{OM}	Maximum output power BW	G = 20 dB, THD < 2%		> 20		kHz
	Phase margin	Open loop		97°		
	Supply ripple rejection	f = 1 kHz, $C_{(BYP)}$ = 0.47 μF		61		dB
	Channel/channel output separation	f = 1 kHz, P_O = 65 mW		98		dB
SNR	Signal-to-noise ratio	P_O = 90 mW, A_V = 1		104		dB
V_n	Noise output voltage	A_V = 1		11.7		μV(rms)

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
THD+N	Total harmonic distortion plus noise	vs Frequency	1, 3, 5, 6, 7, 9, 11, 13,
		vs Output power	2, 4, 8, 10, 12, 14
	Supply ripple rejection ratio	vs Frequency	15, 16
V_n	Output noise voltage	vs Frequency	17, 18
	Crosstalk	vs Frequency	19–24
	Shutdown attenuation	vs Frequency	25, 26
	Open-loop gain and phase margin	vs Frequency	27, 28
	Output power	vs Load resistance	29, 30
I_{DD}	Supply current	vs Supply voltage	31
SNR	Signal-to-noise ratio	vs Voltage gain	32
	Power dissipation/amplifier	vs Load power	33, 34

TOTAL HARMONIC DISTORTION + NOISE
vs
FREQUENCY

$V_{DD} = 3.3$ V,
$P_O = 25$ mW,
$C_B = 1$ μF,
$R_L = 32$ Ω,
$A_V = -1$ V/V

Figure 1.

TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER

$V_{DD} = 3.3$ V,
$R_L = 32$ Ω,
$A_V = -1$ V/V,
$C_B = 1$ μF

Figure 2.

TOTAL HARMONIC DISTORTION + NOISE
vs
FREQUENCY

V_{DD} = 5 V,
P_O = 60 mW,
C_B = 1 μF,
R_L = 32 Ω,

A_V = −5 V/V
A_V = −1 V/V
A_V = −10 V/V

THD+N − Total Harmonic Distortion + Noise − %

f − Frequency − Hz

Figure 3.

TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER

V_{DD} = 5 V,
R_L = 32 Ω,
A_V = −1 V/V,
C_B = 1 μF

20 Hz
20 kHz
1 kHz

THD+N − Total Harmonic Distortion + Noise − %

P_O − Output Power − mW

Figure 4.

TOTAL HARMONIC DISTORTION + NOISE
vs
FREQUENCY

V_{DD} = 3.3 V,
P_O = 100 mW,
C_B = 1 μF,
R_L = 10 kΩ,
A_V = −1 V/V

THD+N − Total Harmonic Distortion + Noise − %

f − Frequency − Hz

Figure 5.

TOTAL HARMONIC DISTORTION + NOISE
vs
FREQUENCY

V_{DD} = 5 V,
P_O = 100 mW,
C_B = 1 μF,
R_L = 10 kΩ

A_V = −5 V/V
A_V = −1 V/V
A_V = −10 V/V

THD+N − Total Harmonic Distortion + Noise − %

f − Frequency − Hz

Figure 6.

TOTAL HARMONIC DISTORTION + NOISE
vs
FREQUENCY

Figure 7.

TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER

Figure 8.

TOTAL HARMONIC DISTORTION + NOISE
vs
FREQUENCY

Figure 9.

TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER

Figure 10.

TOTAL HARMONIC DISTORTION + NOISE
vs
FREQUENCY

V_{DD} = 3.3 V,
P_O = 40 mW,
C_B = 1 μF,
R_L = 16 Ω,
A_V = −1 V/V

f – Frequency – Hz

Figure 11.

TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER

V_{DD} = 3.3 V,
R_L =16 Ω,
A_V = −1 V/V,
C_B = 1 μF

20 kHz
20 Hz
1 kHz

P_O – Output Power – mW

Figure 12.

TOTAL HARMONIC DISTORTION + NOISE
vs
FREQUENCY

V_{DD} = 5 V,
P_O = 100 mW,
C_B = 1 μF,
R_L = 16 Ω

A_V = −1 V/V
A_V = −5 V/V
A_V = −10 V/V

f – Frequency – Hz

Figure 13.

TOTAL HARMONIC DISTORTION + NOISE
vs
OUTPUT POWER

V_{DD} = 5 V,
R_L = 16 Ω,
A_V = −1 V/V,
C_B = 1 μF

20 Hz
20 kHz
1 kHz

P_O – Output Power – mW

Figure 14.

SUPPLY RIPPLE REJECTION RATIO
vs
FREQUENCY

Figure 15.

**SUPPLY RIPPLE REJECTION RATIO**
vs
**FREQUENCY**

Figure 16.

OUTPUT NOISE VOLTAGE
vs
FREQUENCY

Figure 17.

OUTPUT NOISE VOLTAGE
vs
FREQUENCY

Figure 18.

**CROSSTALK
vs
FREQUENCY**

Figure 19.

**CROSSTALK
vs
FREQUENCY**

Figure 20.

**CROSSTALK
vs
FREQUENCY**

Figure 21.

**CROSSTALK
vs
FREQUENCY**

Figure 22.

**CROSSTALK
vs
FREQUENCY**

Figure 23.

**CROSSTALK
vs
FREQUENCY**

Figure 24.

**SHUTDOWN ATTENUATION
vs
FREQUENCY**

Figure 25.

**SHUTDOWN ATTENUATION
vs
FREQUENCY**

Figure 26.

OPEN-LOOP GAIN AND PHASE MARGIN
vs
FREQUENCY

Figure 27.

OPEN-LOOP GAIN AND PHASE MARGIN
vs
FREQUENCY

Figure 28.

OUTPUT POWER
vs
LOAD RESISTANCE

Figure 29.

OUTPUT POWER
vs
LOAD RESISTANCE

Figure 30.

SUPPLY CURRENT
vs
SUPPLY VOLTAGE

Figure 31.

SIGNAL-TO-NOISE RATIO
vs
VOLTAGE GAIN

Figure 32.

POWER DISSIPATION/AMPLIFIER
vs
LOAD POWER

Figure 33.

POWER DISSIPATION/AMPLIFIER
vs
LOAD POWER

Figure 34.

APPLICATION INFORMATION

GAIN SETTING RESISTORS, R_F and R_i

The gain for the TPA6111A2 is set by resistors R_F and R_I according to Equation 1.

$$\text{Gain} = -\left(\frac{R_F}{R_I}\right)$$

(1)

Given that the TPA6111A2 is a MOS amplifier, the input impedance is high. Consequently, input leakage currents are not generally a concern, although noise in the circuit increases as the value of R_F increases. In addition, a certain range of R_F values is required for proper start-up operation of the amplifier. Taken together it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 kΩ and 20 kΩ. The effective impedance is calculated in Equation 2.

$$\text{Effective Impedance} = \frac{R_F R_I}{R_F + R_I}$$

(2)

As an example, consider an input resistance of 20 kΩ and a feedback resistor of 20 kΩ. The gain of the amplifier would be −1 and the effective impedance at the inverting terminal would be 10 kΩ, which is within the recommended range.

For high-performance applications, metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of R_F above 50 kΩ, the amplifier tends to become unstable due to a pole formed from R_F and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with R_F. In effect, this creates a low-pass filter network with the cutoff frequency defined in Equation 3.

$$f_{c(lowpass)} = \frac{1}{2\pi R_F C_F}$$

(3)

For example, if R_F is 100 kΩ and C_F is 5 pF, then $f_{c(lowpass)}$ is 318 kHz, which is well outside the audio range.

INPUT CAPACITOR, C_i

In the typical application, input capacitor C_I is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_i and R_I form a high-pass filter with the corner frequency determined in Equation 4.

$$f_{c(highpass)} = \frac{1}{2\pi R_I C_I}$$

(4)

The value of C_I is important to consider, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where R_I is 20 kΩ and the specification calls for a flat bass response down to 20 Hz. Equation 4 is reconfigured as Equation 5.

$$C_I = \frac{1}{2\pi R_I f_{c(highpass)}}$$

(5)

In this example, C_I is 0.40 µF, so one would likely choose a value in the range of 0.47 µF to 1 µF. A further consideration for this capacitor is the leakage path from the input source through the input network (R_I, C_I) and the feedback resistor (R_F) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications (> 10). For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.

APPLICATION INFORMATION (continued)

POWER SUPPLY DECOUPLING, C$_{(S)}$

The TPA6111A2 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 µF, placed as close as possible to the device V$_{DD}$ lead, works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 10 µF or greater placed near the power amplifier is recommended.

MIDRAIL BYPASS CAPACITOR, C$_{(BYP)}$

The midrail bypass capacitor, C$_{(BYP)}$, serves several important functions. During start-up, C$_{(BYP)}$ determines the rate at which the amplifier starts up. This helps to push the start-up pop noise into the subaudible range (so low it cannot be heard). The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from a 230-kΩ source inside the amplifier. To keep the start-up pop as low as possible, the relationship shown in Equation 6 should be maintained.

$$\frac{1}{\left(C_{(BYP)} \times 230 \text{ k}\Omega\right)} \leq \frac{1}{\left(C_I R_I\right)}$$

(6)

As an example, consider a circuit where C$_{(BYP)}$ is 1 µF, C$_I$ is 1 µF, and R$_I$ is 20 kΩ. Inserting these values into Equation 6 results in: 6.25 ≤ 50 which satisfies the rule. Recommended values for bypass capacitor C$_{(BYP)}$ are 0.1 µF to 1 µF, ceramic or tantalum low-ESR, for the best THD and noise performance.

OUTPUT COUPLING CAPACITOR, C$_{(C)}$

In the typical single-supply single-ended (SE) configuration, an output coupling capacitor (C$_C$) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by Equation 7.

$$f_C = \frac{1}{2\pi R_L C_{(C)}}$$

(7)

The main disadvantage, from a performance standpoint, is that the typically small load impedances drive the low-frequency corner higher. Large values of C$_{(C)}$ are required to pass low frequencies into the load. Consider the example where a C$_{(C)}$ of 68 µF is chosen and loads vary from 32 Ω to 47 kΩ. Table 1 summarizes the frequency response characteristics of each configuration.

**Table 1. Common Load Impedances vs Low Frequency
Output Characteristics in SE Mode**

R$_L$	C$_C$	LOWEST FREQUENCY
32 Ω	68 µF	73 Hz
10,000 Ω	68 µF	0.23 Hz
47,000 Ω	68 µF	0.05 Hz

As Table 1 indicates, headphone response is adequate and drive into line level inputs (a home stereo for example) is good.

The output coupling capacitor required in single-supply SE mode also places additional constraints on the selection of other components in the amplifier circuit. With the rules described earlier still valid, add the following relationship:

$$\frac{1}{\left(C_{(BYP)} \times 230\ k\Omega\right)} \leq \frac{1}{\left(C_I R_I\right)} \ll \frac{1}{R_L C_{(C)}}$$

(8)

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this application. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

5-V VERSUS 3.3-V OPERATION

The TPA6111A2 was designed for operation over a supply range of 2.5 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation, since these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability. The most important consideration is that of output power. Each amplifier in the TPA6111A2 can produce a maximum voltage swing of $V_{DD} - 1$ V. This means, for 3.3-V operation, clipping starts to occur when $V_{O(PP)}$ = 2.3 V as opposed when $V_{O(PP)}$ = 4 V while operating at 5 V. The reduced voltage swing subsequently reduces maximum output power into the load before distortion begins to become significant.

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
TPA6111A2D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6111A2DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6111A2DGN	ACTIVE	MSOP-Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6111A2DGNG4	ACTIVE	MSOP-Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6111A2DGNR	ACTIVE	MSOP-Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6111A2DGNRG4	ACTIVE	MSOP-Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6111A2DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6111A2DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGN (S–PDSO–G8)   PowerPAD™ PLASTIC SMALL–OUTLINE PACKAGE

0,65

8   5

0,38
0,25   ⊕ 0,08 Ⓜ

Thermal Pad
(See Note D)

3,05
2,95   4,98
4,78

0,15 NOM

Gage Plane

0°–6°

0,25

0,69
0,41

1   4

3,05
2,95

1,07 MAX   0,15
0,05

Seating Plane

⌒ 0,10

4073271/C 08/03

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Body dimensions do not include mold flash or protrusion.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
            Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
            recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
   E. Falls within JEDEC MO–187

PowerPAD is a trademark of Texas Instruments.

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DGN (R−PDSO−G8) PowerPAD™

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

0,65

Increasing copper area will
enhance thermal performance
(See Note D)

1,89

0,9

1,57 4,2

0,6

0,45

1,2

5x∅0,3

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note F)

0,40

1,74 1,60

Pad Geometry

0,07
All Around

0,54

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
Reference table below for other
solder stencil thicknesses

0,35

0,65

1,55

(See Note E)

1,57

Y

4,2

X

1,89

| Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	2.0	1.7
0.127mm	1.89	1.57
0.152mm	1.75	1.45
0.178mm	1.65	1.35

4207737/A 02/06

NOTES: A. All linear dimensions are in millimeters.
   B. This drawing is subject to change without notice.
   C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
   D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
       Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
       for specific thermal information, via requirements, and recommended board layout. These documents are available at
       www.ti.com <http://www.ti.com>. Publication IPC−7351 is recommended for alternate designs.
   E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
       contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
       metal load solder paste. Refer to IPC−7525 for other stencil recommendations.
   F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL−OUTLINE PACKAGE

Pin 1 Index Area

$\frac{0.197 (5,00)}{0.189 (4,80)}$ ⚠C

$\frac{0.244 (6,20)}{0.228 (5,80)}$

$\frac{0.157 (4,00)}{0.150 (3,80)}$ ⚠D

0.050 (1,27)

$\frac{0.020 (0,51)}{0.012 (0,31)}$

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

$\frac{0.010 (0,25)}{0.004 (0,10)}$

$\frac{0.010 (0,25)}{0.007 (0,17)}$

Gauge Plane

0.010 (0,25)

0°−8°

△ 0.004 (0,10)

Seating Plane

$\frac{0.050 (1,27)}{0.016 (0,40)}$

4040047−2/H 11/2006

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         ⚠C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed .006 (0,15) per end.
         ⚠D Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
         E. Reference JEDEC MS−012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
                    Post Office Box 655303 Dallas, Texas 75265