

捷多邦,专业PCB打样工厂

# SINGLE-CHIP HDMI RECEIVER PORT PROTECTION AND INTERFACE DEVICE

SLVS640-OCTOBER 2007

TPD12S520

#### **FEATURES**

- Single-Chip ESD Solution for High-Definition Multmedia Interface (HDMI)
- 0.9 pF Capacitance for High-Speed Transition Minimized Directional Signaling (TMDS) Lines
- 0.05-pF Matching Capacitance Between **Differential Signal Pair**
- Integrated Level Shifting for Control Lines
- ±8-kV Contact ESD Protection on External Lines
- 38-Pin Thin shrink Small-Outline Package (TSSOP) Provides Seamless Layout Option With HDMI Connector
- **Backdrive Protection**
- Lead-Free Package

#### **APPLICATIONS**

- **Video Interfaces**
- **Consumer Electronics**
- **Displays and Digital Televisions**

#### DBT PACKAGE (TOP VIEW) 5V SUPPLY \_\_\_ □ NC LV SUPPLY === 37 ESD BYP 2 □ GND GND I 36 TMDS\_D2+ === 35 TMDS\_D2+ TMDS\_GND \_\_\_ TMDS\_GND TMDS D2-TMDS D2-33 TMDS D1+ □□□ TMDS\_D1+ TMDS\_GND □□□ TMDS\_GND TMDS\_D1- === TMDS D1-TMDS D0+ □□ TMDS D0+ 10 TMDS GND -28 TMDS GND TMDS\_D0- \_\_\_\_ TMDS D0-TMDS\_CK+ □□ 13 26 TMDS\_CK+ TMDS GND □□ TMDS\_GND 14 25 TMDS\_CK- \_\_\_ TMDS\_CK-CE REMOTE IN === 23 CE\_REMOTE\_OUT DDC\_CLK\_IN \_\_\_\_ DDC\_CLK\_OUT DDC DAT IN .... 21 DDC DAT OUT 18 HOTPLUG\_DET\_IN □□□ 19 20 THOTPLUG\_DET\_OUT

#### **DESCRIPTION/ORDERING INFORMATION**

The TPD12S520 is a single-chip ESD solution for the high-definition multmedia interface (HDMI) receiver port. In many cases, the core ICs, such as the scalar chipset, may not have robust ESD cells to sustain system-level ESD strikes. In these cases, the TPD12S520 provides the desired system-level ESD protection, such as the the IEC61000-4-2 (Level 4) ESD, by absorbing the energy associated with the ESD strike.

While providing the ESD protection, the TPD12S520 adds little or no additional glitch in the high-speed differential signals (see Figure 3 and Figure 4). The high-speed transition minimized directional signaling (TMDS) lines add only 0.9 pF capacitance to the lines. In addition, the monolithic integrated circuit technology ensures that there is excellent matching between the two-signal pair of the differential line. This is a direct advantage over discrete ESD clamp solutions where variations between two different ESD clamps may significantly degrade the differential signal quality.

The low-speed control lines offer voltage level-shifting to eliminate the need for an external voltage-level shifter IC. The control line ESD clamps add 3.5pF capacitance to the control lines.

The 38-pin DBT package offers seamless layout routing option to eliminate the routing glitch for the differential signal pair. DBT package pitch (0.5 mm) matches the HDMI connector pitch. In addition, the pin mapping follows the same order as the HDMI connector pin mapping. This HDMI receiver port protection and interface device is designed specifically for next-generation HDMI receiver-interface protection.


#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)(2)</sup>	STANDARD FINISH		LEAD-FREE FINISH		
		ORDERABLE PART NUMBER <sup>(3)</sup>	TOP-SIDE MARKING	ORDERABLE PART NUMBER <sup>(3)</sup>	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP-38	TPD12S520DBTR	PREVIEW	TPD12S520DBTR	PREVIEW	

- Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- Parts are shipped in tape-and-reel form, unless otherwise specified.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# OTECTION AND INTERFACE DEVICE



A. External bypass capacitors and resistor components not included

Figure 1. Board Layout for HDMI Transmitter Using TPD12S520DBTR

**PRODUCT PREVIEW** 



# TPD12S520 SINGLE-CHIP HDMI RECEIVER PORT PROTECTION AND INTERFACE DEVICE

SLVS640-OCTOBER 2007

#### PIN DESCRIPTION

PIN NO.	NAME	ESD LEVEL	DESCRIPTION
4, 35	TMDS_D2+	8 kV <sup>(1)</sup>	TMDS 0.9-pF ESD protection <sup>(2)</sup>
6, 33	TMDS_D2-	8 kV <sup>(1)</sup>	TMDS 0.9-pF ESD protection <sup>(2)</sup>
7, 32	TMDS_D1+	8 kV <sup>(1)</sup>	TMDS 0.9-pF ESD protection <sup>(2)</sup>
9, 30	TMDS_D1-	8 kV <sup>(1)</sup>	TMDS 0.9-pF ESD protection <sup>(2)</sup>
10, 29	TMDS_D0+	8 kV <sup>(1)</sup>	TMDS 0.9-pF ESD protection <sup>(2)</sup>
12, 27	TMDS_D0-	8 kV <sup>(1)</sup>	TMDS 0.9-pF ESD protection <sup>(2)</sup>
13, 26	TMDS_CK+	8 kV <sup>(1)</sup>	TMDS 0.9-pF ESD protection <sup>(2)</sup>
15, 24	TMDS_CK-	8 kV <sup>(1)</sup>	TMDS 0.9-pF ESD protection <sup>(2)</sup>
16	CE_REMOTE_IN	2 kV <sup>(3)</sup>	LV_SUPPLY referenced logic level into ASIC
23	CE_REMOTE_OUT	8 kV <sup>(1)</sup>	5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD to connector
17	DDC_CLK_IN	2 kV <sup>(3)</sup>	LV_SUPPLY referenced logic level into ASIC
22	DDC_CLK_OUT	8 kV <sup>(1)</sup>	5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD to connector
18	DDC_DAT_IN	2 kV <sup>(3)</sup>	LV_SUPPLY referenced logic level into ASIC
21	DDC_DAT_OUT	8 kV <sup>(1)</sup>	5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD to connector
19	HOTPLUG_DET_IN	2 kV <sup>(3)</sup>	LV_SUPPLY referenced logic level into ASIC
20	HOTPLUG_DET_OUT	8 kV <sup>(1)</sup>	5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD <sup>(4)</sup> to connector
2	LV_SUPPLY	2 kV <sup>(3)</sup>	Bias for CE/DDC/HOTPLUG level shifters
1	5V_SUPPLY	2 kV <sup>(3)</sup>	Current source for 5V_OUT
37	ESD_BYP	2 kV <sup>(3)</sup>	ESD bypass. This pin must be connected to a 0.1-µF ceramic capacitor.
5, 34, 8, 31, 11, 28, 14, 25	TMDS_GND	NA	TMDS ESD and parasitic GND return <sup>(5)</sup>
3, 36	GND	NA	Supply GND reference
38	NC	NA	No connection

- Standard IEC 61000-4-2,  $C_{DISCHARGE}$  = 150 pF,  $R_{DISCHARGE}$  = 330  $\Omega$ , 5V\_SUPPLY and LV\_SUPPLY within recommended operating conditions, GND = 0 V and  $ESD_BYP$  (pin 37), and  $HOTPLUG_DET_OUT$  (pin 20), each bypassed with a 0.1- $\mu$ F ceramic capacitor connected to GND.
- These two pins must be connected together inline on the PCB. Human-Body Model (HBM) per MIL-STD-883, Method 3015,  $C_{DISCHARGE} = 100$  pF,  $R_{DISCHARGE} = 1.5$  k $\Omega$ , 5V\_SUPPLY and LV\_SUPPLY within recommended operating conditions, GND = 0 V and ESD\_BYP (pin 37), and HOTPLUG\_DET\_OUT (pin 20), each bypassed with a 0.1-µF ceramic capacitor connected to GND.
- This output can be connected to an external 0.1-µF ceramic capacitor, resulting in an increased ESD withstand voltage rating.
- These pins should be routed directly to the associated GND pins on the HDMl connector, with single-point ground vias at the connector.

### TPD12S520

## SINGLE-CHIP HDMI RECEIVER PORT PROTECTION AND INTERFACE DEVICE



SLVS640-OCTOBER 2007

### **Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC5V}$ $V_{CCLV}$	Supply voltage		6	V
	DC voltage at any channel input		6	V
T <sub>stg</sub>	Storage temperature range	-65	150	°C

# **Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
Operating supply voltage	5V_SUPPLY	GND	5	5.5	V
Bias supply voltage	LV_SUPPLY	1	3.3	5.5	V
Operating temperature range	·	-40		85	°C



# TPD12S520 SINGLE-CHIP HDMI RECEIVER PORT PROTECTION AND INTERFACE DEVICE

SLVS640-OCTOBER 2007

#### **Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>CC5V</sub>	Operating supply current	5V_SUPPLY = 5 V			110	130	μΑ
I <sub>CCLV</sub>	Bias supply current	LV_SUPPLY = 3.3 V			1	5	μA
I <sub>OFF</sub>	OFF-state leakage current, level-shifting NFET	LV_SUPPLY = 0 V			0.1	5	μΑ
I <sub>BACKDRIVE</sub>	Current conducted from output pins to V_SUPPLY rails when powered down	5V_SUPPLY < V <sub>CH_OUT</sub>	TMDS_[2:0]+/-, TMDS_CK+/-, CE_REMOTE_OUT, DDC_DAT_OUT, DDC_CLK_OUT, HOTPLUG_DET_OUT		0.1	5	μA
V <sub>ON</sub>	Voltage drop across level-shifting NFET when ON			75	95	140	mV
.,	Die de femuend volte ee	I <sub>F</sub> = 8 mA, T <sub>A</sub> = 25°C <sup>(1)</sup>	Top diode	0.6	0.85	0.95	V
$V_{F}$	Diode forward voltage		Bottom diode	0.6	0.85	0.95	
V <sub>ESD</sub>	ESD withstand voltage	Pins 4, 7,10,13, 20–24, 27, 30, 33 <sup>(1)(2)</sup>	IEC	±8			kV
		Pins 1, 2, 16–19, 37 <sup>(1)(3)</sup>	HBM	±2			
	Channel clamp voltage @ 8kV HBM ESD	$T_A = 25^{\circ}C^{(1)(3)}$	Positive transients		9		V
$V_{CL}$		1 <sub>A</sub> = 25°C(*/(*)	Negative transients		-9		<b>v</b>
	Dynamic resistance	I = 1 A, T <sub>A</sub> = 25°C <sup>(4)</sup>	Positive transients		3		Ω
$R_{DYN}$	Dynamic resistance	$I = IA$ , $I_A = 25^{\circ}C^{\circ}$	Negative transients		1.5		12
I <sub>LEAK</sub>	TMDS channel leakage current	$T_A = 25^{\circ}C^{(1)}$			0.01	1	μA
C <sub>IN</sub> , TMDS	TMDS channel input capacitance	$5V\_SUPPLY = 5 V$ , Measured at 1 MHz, $V_{BIAS} = 2.5 V^{(1)}$			0.9	1.2	pF
ΔC <sub>IN</sub> , TMDS	TMDS channel input capacitance matching	$5V\_SUPPLY = 5 V$ , Measured at 1 MHz, $V_{BIAS} = 2.5 V^{(1)(5)}$			0.05		pF
C <sub>MUTUAL</sub>	Mutual capacitance between signal pin and adjacent signal pin	$5V\_SUPPLY = 0 V$ , Measured at 1 MHz, $V_{BIAS} = 2.5 V^{(1)}$			0.07		pF
C <sub>IN</sub>	Level-shifting input capacitance, capacitance to GND	5V SUPPLY = 0 V,	DDC		3.5	4	
		Measured at 100 KHz,	CEC		3.5	4	pF
	Supusition to ONE	$VBIAS = 2.5 V^{(1)}$	HP		3.5	4	1

- 1) This parameter is specified by design and verified by device characterization.
- (1) This perainted by design aim vertical by device by device and accordance.
  (2) Standard IEC 61000-4-2, C<sub>DISCHARGE</sub> = 150 pF, R<sub>DISCHARGE</sub> = 330 Ω, 5V\_SUPPLY and LV\_SUPPLY within recommended operating conditions, GND = 0 V and ESD\_BYP (pin 37), and HOTPLUG\_DET\_OUT (pin 20), each bypassed with a 0.1-μF ceramic capacitor connected to GND.
- (3) Human-Body Model per MIL-STD-883, Method 3015, C<sub>DISCHARGE</sub> = 100 pF, R<sub>DISCHARGE</sub> = 1.5 kΩ, 5V\_SUPPLY and LV\_SUPPLY within recommended operating conditions, GND = 0 V and ESD\_BYP (pin 37), and HOTPLUG\_DET\_OUT (pin 20), each bypassed with a 0.1-μF ceramic capacitor connected to GND.
- (4) These measurements performed with no external capacitor on ESD BYP.
- (5) Intrapair matching, each TMDS pair (i.e. D+, D-)

#### **TYPICAL PERFORMANCE**

Typical Filter Performance ( $T_A = 25^{\circ}C$ , DC Bias = 0 V, 50- $\Omega$  Environment)




Figure 2. Insertion Loss vs Frequency (TMDS\_D1- to GND)




Figure 3. Eye Diagram With TPD12S520

6



# **TYPICAL PERFORMANCE (continued)**




Figure 4. Eye Diagram Without TPD12S520




Figure 5. Test Board to Measure Eye Diagram for the TPD12S521 (Refer to Eye Diagram Figures)

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless