
# 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS045 - NOVEMBER 1994

- Low r<sub>DS(on)</sub> . . . 0.32 Ω Typ
- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 4 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface


#### description

The TPIC5423L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated independent N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes ( $Z_{CXa}$  and  $Z_{CXb}$ ) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k $\Omega$  resistor.



The TPIC5423L is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### schematic



NOTE A: For correct operation, no terminal may be taken below GND.



### TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS045 - NOVEMBER 1994

#### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	60 V
Source-to-GND voltage	100 V
Drain-to-GND voltage	100 V
Gate-to-source voltage range, V <sub>GS</sub>	9 V to 18 V
Continuous drain current, each output, T <sub>C</sub> = 25°C	1.25 A
Continuous source-to-drain diode current, T <sub>C</sub> = 25°C	1.25 A
Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15)	4 A
Continuous gate-to-source zener-diode current, T <sub>C</sub> = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T <sub>C</sub> = 25°C	±500 mA
Single-pulse avalanche energy, E <sub>AS</sub> , T <sub>C</sub> = 25°C (see Figures 4 and 16)	96 mJ
Continuous total dissipation, T <sub>C</sub> = 25°C (see Figure 15)	1.39 W
Operating virtual junction temperature range, T <sub>J</sub>	−40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



## TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS045 - NOVEMBER 1994

## electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	V <sub>GS</sub> = 0	60			V	
VGS(th)	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.75	2.2	V	
V(BR)GS	Gate-to-source breakdown voltage	IGS = 250 μA		18			V	
V(BR)SG	Source-to-gate breakdown voltage	I <sub>SG</sub> = 250 μA		9			V	
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage	Drain-to-GND curren	t = 250 μA	100			V	
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1.25 A, See Notes 2 and 3	$V_{GS} = 5 V$ ,		0.4	0.47	V	
V <sub>F(SD)</sub>	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1.25 A, V <sub>GS</sub> = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			0.9	1.1	V	
VF	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1.25 A (D1, D2, D3, D4), See Notes 2 and 3			2		V	
1	Zana mata malta ma dualla munuari	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0	T <sub>C</sub> = 25°C		0.05	1		
IDSS	Zero-gate-voltage drain current		T <sub>C</sub> = 125°C		0.5	10	μΑ	
IGSSF	Forward-gate current, drain short circuited to source	V <sub>GS</sub> = 15 V,	$V_{DS} = 0$		20	200	nA	
IGSSR	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$	$V_{DS} = 0$		10	100	nA	
lu	Leakage current, drain-to-GND	V <sub>DGND</sub> = 48 V	T <sub>C</sub> = 25°C		0.05	1	μA	
llkg	Leakage current, drain-to-OND	VDGND = 40 V	T <sub>C</sub> = 125°C		0.5	10	μΛ	
[DO()	Static drain-to-source on-state resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 1.25 A,	T <sub>C</sub> = 25°C		0.32	0.375	Ω	
rDS(on)	otatic drain to source on state resistance	See Notes 2 and 3 and Figures 6 and 7	$T_0 = 1250$	T <sub>C</sub> = 125°C		0.44	0.55	32
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, See Notes 2 and 3 ar	I <sub>D</sub> = 0.625 A, nd Figure 9	1.25	1.63		S	
C <sub>iss</sub>	Short-circuit input capacitance, common source				200	250		
C <sub>oss</sub>	Short-circuit output capacitance, common source	$V_{DS} = 25 V$ ,	$V_{GS} = 0$ ,		100	125	рF	
C <sub>rss</sub>	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,	See Figure 11		60	75	יץ	

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

### source-to-drain and GND-to-drain diode characteristics, $T_C$ = 25°C

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
	Payersa recovery time		Z1, Z2, Z3, and Z4		80		20
t <sub>rr</sub> Reverse-recovery time	Is = 0.625 A, V <sub>DS</sub> = 48 V,	D1, D2, D3, and D4		130		ns	
0	RR Total diode charge	See rigules I allu 14	Z1, Z2, Z3, and Z4		0.8		иC
Q <sub>RR</sub> T			D1, D2, D3, and D4		0.66		μΟ

<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

#### TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS045 – NOVEMBER 1994

#### resistive-load switching characteristics, T<sub>C</sub> = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
t <sub>d</sub> (on)	Turn-on delay time					34	70	
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V},$	$R_L = 40 \Omega$ ,	$t_{en} = 10 \text{ ns},$		20	40	
t <sub>r</sub>	Rise time	t <sub>dis</sub> = 10 ns,	See Figure 2			28	55	ns
t <sub>f</sub>	Fall time	]				15	30	
Qg	Total gate charge	.,		.,,		6.6	8	
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, See Figure 3	$I_D = 0.625 A,$	$V_{GS} = 5 V$ ,		0.5	0.6	nC
Q <sub>gd</sub>	Gate-to-drain charge	3				2.6	3.2	
L <sub>D</sub>	Internal drain inductance					5		nH
LS	Internal source inductance					5		пп
Rg	Internal gate resistance					0.25		Ω


#### thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		49		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		28		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.

- 5. Package mounted on a 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board.
- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power.

#### PARAMETER MEASUREMENT INFORMATION




<sup>†</sup>I<sub>RM</sub> = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



<sup>&</sup>lt;sup>‡</sup> The above waveform is representative of D1, D2, D3, and D4 in shape only.

## TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS045 – NOVEMBER 1994



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{\bar{\Gamma}} \le 10$  ns,  $z_{\bar{C}} = 50$   $\Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 4$  A.

Energy test level is defined as 
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 96 \text{ mJ}.$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

#### **TYPICAL CHARACTERISTICS**

# 

**GATE-TO-SOURCE THRESHOLD VOLTAGE** 

Figure 5

60

T<sub>J</sub> - Junction Temperature - °C

80 100 120 140 160

-40 - 20

## STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

SLIS045 – NOVEMBER 1994

#### TYPICAL CHARACTERISTICS

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE





Figure 7



DRAIN CURRENT vs

**DRAIN-TO-SOURCE VOLTAGE** 

Figure 8

## DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

# DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




Figure 10

#### TYPICAL CHARACTERISTICS




Figure 11

## DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE




Figure 13

# SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

#### REVERSE-RECOVERY TIME





Figure 14



#### THERMAL INFORMATION

## **MAXIMUM DRAIN CURRENT DRAIN-TO-SOURCE VOLTAGE**



- †Less than 2% duty cycle
- <sup>‡</sup> Device mounted on FR4 printed-circuit board with no heatsink.
- § Device mounted in intimate contact with infinite heatsink.

Figure 15

### **MAXIMUM PEAK AVALANCHE CURRENT** ٧S





Figure 16



#### THERMAL INFORMATION

## DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE



† Device mounted on 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board with no heatsink.

NOTE A:  $Z_{\theta B}(t) = r(t) R_{\theta JB}$  $t_W$  = pulse duration t<sub>C</sub> = cycle time  $d = duty cycle = t_W/t_C$ 

Figure 17



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated